?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
netxen: remove netxen_nic_niu.c
[linux-2.6/btrfs-unstable.git] / drivers / net / netxen / netxen_nic_init.c
blob8d4aa6f74bffeb78d596a85a127123f09cbcc8e9
1 /*
2 * Copyright (C) 2003 - 2009 NetXen, Inc.
3 * All rights reserved.
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License
7 * as published by the Free Software Foundation; either version 2
8 * of the License, or (at your option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
18 * MA 02111-1307, USA.
19 *
20 * The full GNU General Public License is included in this distribution
21 * in the file called LICENSE.
22 *
23 * Contact Information:
24 * info@netxen.com
25 * NetXen Inc,
26 * 18922 Forge Drive
27 * Cupertino, CA 95014-0701
28 *
29 */
30
31 #include <linux/netdevice.h>
32 #include <linux/delay.h>
33 #include "netxen_nic.h"
34 #include "netxen_nic_hw.h"
35
36 struct crb_addr_pair {
37 u32 addr;
38 u32 data;
39 };
40
41 #define NETXEN_MAX_CRB_XFORM 60
42 static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
43 #define NETXEN_ADDR_ERROR (0xffffffff)
44
45 #define crb_addr_transform(name) \
46 crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
47 NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
48
49 #define NETXEN_NIC_XDMA_RESET 0x8000ff
50
51 static void
52 netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
53 struct nx_host_rds_ring *rds_ring);
54
55 static void crb_addr_transform_setup(void)
56 {
57 crb_addr_transform(XDMA);
58 crb_addr_transform(TIMR);
59 crb_addr_transform(SRE);
60 crb_addr_transform(SQN3);
61 crb_addr_transform(SQN2);
62 crb_addr_transform(SQN1);
63 crb_addr_transform(SQN0);
64 crb_addr_transform(SQS3);
65 crb_addr_transform(SQS2);
66 crb_addr_transform(SQS1);
67 crb_addr_transform(SQS0);
68 crb_addr_transform(RPMX7);
69 crb_addr_transform(RPMX6);
70 crb_addr_transform(RPMX5);
71 crb_addr_transform(RPMX4);
72 crb_addr_transform(RPMX3);
73 crb_addr_transform(RPMX2);
74 crb_addr_transform(RPMX1);
75 crb_addr_transform(RPMX0);
76 crb_addr_transform(ROMUSB);
77 crb_addr_transform(SN);
78 crb_addr_transform(QMN);
79 crb_addr_transform(QMS);
80 crb_addr_transform(PGNI);
81 crb_addr_transform(PGND);
82 crb_addr_transform(PGN3);
83 crb_addr_transform(PGN2);
84 crb_addr_transform(PGN1);
85 crb_addr_transform(PGN0);
86 crb_addr_transform(PGSI);
87 crb_addr_transform(PGSD);
88 crb_addr_transform(PGS3);
89 crb_addr_transform(PGS2);
90 crb_addr_transform(PGS1);
91 crb_addr_transform(PGS0);
92 crb_addr_transform(PS);
93 crb_addr_transform(PH);
94 crb_addr_transform(NIU);
95 crb_addr_transform(I2Q);
96 crb_addr_transform(EG);
97 crb_addr_transform(MN);
98 crb_addr_transform(MS);
99 crb_addr_transform(CAS2);
100 crb_addr_transform(CAS1);
101 crb_addr_transform(CAS0);
102 crb_addr_transform(CAM);
103 crb_addr_transform(C2C1);
104 crb_addr_transform(C2C0);
105 crb_addr_transform(SMB);
106 crb_addr_transform(OCM0);
107 crb_addr_transform(I2C0);
108 }
109
110 void netxen_release_rx_buffers(struct netxen_adapter *adapter)
111 {
112 struct netxen_recv_context *recv_ctx;
113 struct nx_host_rds_ring *rds_ring;
114 struct netxen_rx_buffer *rx_buf;
115 int i, ring;
116
117 recv_ctx = &adapter->recv_ctx;
118 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
119 rds_ring = &recv_ctx->rds_rings[ring];
120 for (i = 0; i < rds_ring->num_desc; ++i) {
121 rx_buf = &(rds_ring->rx_buf_arr[i]);
122 if (rx_buf->state == NETXEN_BUFFER_FREE)
123 continue;
124 pci_unmap_single(adapter->pdev,
125 rx_buf->dma,
126 rds_ring->dma_size,
127 PCI_DMA_FROMDEVICE);
128 if (rx_buf->skb != NULL)
129 dev_kfree_skb_any(rx_buf->skb);
130 }
131 }
132 }
133
134 void netxen_release_tx_buffers(struct netxen_adapter *adapter)
135 {
136 struct netxen_cmd_buffer *cmd_buf;
137 struct netxen_skb_frag *buffrag;
138 int i, j;
139 struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
140
141 cmd_buf = tx_ring->cmd_buf_arr;
142 for (i = 0; i < tx_ring->num_desc; i++) {
143 buffrag = cmd_buf->frag_array;
144 if (buffrag->dma) {
145 pci_unmap_single(adapter->pdev, buffrag->dma,
146 buffrag->length, PCI_DMA_TODEVICE);
147 buffrag->dma = 0ULL;
148 }
149 for (j = 0; j < cmd_buf->frag_count; j++) {
150 buffrag++;
151 if (buffrag->dma) {
152 pci_unmap_page(adapter->pdev, buffrag->dma,
153 buffrag->length,
154 PCI_DMA_TODEVICE);
155 buffrag->dma = 0ULL;
156 }
157 }
158 if (cmd_buf->skb) {
159 dev_kfree_skb_any(cmd_buf->skb);
160 cmd_buf->skb = NULL;
161 }
162 cmd_buf++;
163 }
164 }
165
166 void netxen_free_sw_resources(struct netxen_adapter *adapter)
167 {
168 struct netxen_recv_context *recv_ctx;
169 struct nx_host_rds_ring *rds_ring;
170 struct nx_host_tx_ring *tx_ring;
171 int ring;
172
173 recv_ctx = &adapter->recv_ctx;
174
175 if (recv_ctx->rds_rings == NULL)
176 goto skip_rds;
177
178 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
179 rds_ring = &recv_ctx->rds_rings[ring];
180 vfree(rds_ring->rx_buf_arr);
181 rds_ring->rx_buf_arr = NULL;
182 }
183 kfree(recv_ctx->rds_rings);
184
185 skip_rds:
186 if (adapter->tx_ring == NULL)
187 return;
188
189 tx_ring = adapter->tx_ring;
190 vfree(tx_ring->cmd_buf_arr);
191 }
192
193 int netxen_alloc_sw_resources(struct netxen_adapter *adapter)
194 {
195 struct netxen_recv_context *recv_ctx;
196 struct nx_host_rds_ring *rds_ring;
197 struct nx_host_sds_ring *sds_ring;
198 struct nx_host_tx_ring *tx_ring;
199 struct netxen_rx_buffer *rx_buf;
200 int ring, i, size;
201
202 struct netxen_cmd_buffer *cmd_buf_arr;
203 struct net_device *netdev = adapter->netdev;
204 struct pci_dev *pdev = adapter->pdev;
205
206 size = sizeof(struct nx_host_tx_ring);
207 tx_ring = kzalloc(size, GFP_KERNEL);
208 if (tx_ring == NULL) {
209 dev_err(&pdev->dev, "%s: failed to allocate tx ring struct\n",
210 netdev->name);
211 return -ENOMEM;
212 }
213 adapter->tx_ring = tx_ring;
214
215 tx_ring->num_desc = adapter->num_txd;
216 tx_ring->txq = netdev_get_tx_queue(netdev, 0);
217
218 cmd_buf_arr = vmalloc(TX_BUFF_RINGSIZE(tx_ring));
219 if (cmd_buf_arr == NULL) {
220 dev_err(&pdev->dev, "%s: failed to allocate cmd buffer ring\n",
221 netdev->name);
222 return -ENOMEM;
223 }
224 memset(cmd_buf_arr, 0, TX_BUFF_RINGSIZE(tx_ring));
225 tx_ring->cmd_buf_arr = cmd_buf_arr;
226
227 recv_ctx = &adapter->recv_ctx;
228
229 size = adapter->max_rds_rings * sizeof (struct nx_host_rds_ring);
230 rds_ring = kzalloc(size, GFP_KERNEL);
231 if (rds_ring == NULL) {
232 dev_err(&pdev->dev, "%s: failed to allocate rds ring struct\n",
233 netdev->name);
234 return -ENOMEM;
235 }
236 recv_ctx->rds_rings = rds_ring;
237
238 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
239 rds_ring = &recv_ctx->rds_rings[ring];
240 switch (ring) {
241 case RCV_RING_NORMAL:
242 rds_ring->num_desc = adapter->num_rxd;
243 if (adapter->ahw.cut_through) {
244 rds_ring->dma_size =
245 NX_CT_DEFAULT_RX_BUF_LEN;
246 rds_ring->skb_size =
247 NX_CT_DEFAULT_RX_BUF_LEN;
248 } else {
249 if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
250 rds_ring->dma_size =
251 NX_P3_RX_BUF_MAX_LEN;
252 else
253 rds_ring->dma_size =
254 NX_P2_RX_BUF_MAX_LEN;
255 rds_ring->skb_size =
256 rds_ring->dma_size + NET_IP_ALIGN;
257 }
258 break;
259
260 case RCV_RING_JUMBO:
261 rds_ring->num_desc = adapter->num_jumbo_rxd;
262 if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
263 rds_ring->dma_size =
264 NX_P3_RX_JUMBO_BUF_MAX_LEN;
265 else
266 rds_ring->dma_size =
267 NX_P2_RX_JUMBO_BUF_MAX_LEN;
268 rds_ring->skb_size =
269 rds_ring->dma_size + NET_IP_ALIGN;
270 break;
271
272 case RCV_RING_LRO:
273 rds_ring->num_desc = adapter->num_lro_rxd;
274 rds_ring->dma_size = NX_RX_LRO_BUFFER_LENGTH;
275 rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
276 break;
277
278 }
279 rds_ring->rx_buf_arr = (struct netxen_rx_buffer *)
280 vmalloc(RCV_BUFF_RINGSIZE(rds_ring));
281 if (rds_ring->rx_buf_arr == NULL) {
282 printk(KERN_ERR "%s: Failed to allocate "
283 "rx buffer ring %d\n",
284 netdev->name, ring);
285 /* free whatever was already allocated */
286 goto err_out;
287 }
288 memset(rds_ring->rx_buf_arr, 0, RCV_BUFF_RINGSIZE(rds_ring));
289 INIT_LIST_HEAD(&rds_ring->free_list);
290 /*
291 * Now go through all of them, set reference handles
292 * and put them in the queues.
293 */
294 rx_buf = rds_ring->rx_buf_arr;
295 for (i = 0; i < rds_ring->num_desc; i++) {
296 list_add_tail(&rx_buf->list,
297 &rds_ring->free_list);
298 rx_buf->ref_handle = i;
299 rx_buf->state = NETXEN_BUFFER_FREE;
300 rx_buf++;
301 }
302 spin_lock_init(&rds_ring->lock);
303 }
304
305 for (ring = 0; ring < adapter->max_sds_rings; ring++) {
306 sds_ring = &recv_ctx->sds_rings[ring];
307 sds_ring->irq = adapter->msix_entries[ring].vector;
308 sds_ring->adapter = adapter;
309 sds_ring->num_desc = adapter->num_rxd;
310
311 for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
312 INIT_LIST_HEAD(&sds_ring->free_list[i]);
313 }
314
315 return 0;
316
317 err_out:
318 netxen_free_sw_resources(adapter);
319 return -ENOMEM;
320 }
321
322 void netxen_initialize_adapter_ops(struct netxen_adapter *adapter)
323 {
324 adapter->init_port = netxen_niu_xg_init_port;
325 adapter->stop_port = netxen_niu_disable_xg_port;
326
327 if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
328 adapter->macaddr_set = netxen_p2_nic_set_mac_addr;
329 adapter->set_multi = netxen_p2_nic_set_multi;
330 adapter->set_mtu = netxen_nic_set_mtu_xgb;
331 adapter->set_promisc = netxen_p2_nic_set_promisc;
332 } else {
333 adapter->set_mtu = nx_fw_cmd_set_mtu;
334 adapter->set_promisc = netxen_p3_nic_set_promisc;
335 adapter->macaddr_set = netxen_p3_nic_set_mac_addr;
336 adapter->set_multi = netxen_p3_nic_set_multi;
337
338 if (adapter->ahw.port_type == NETXEN_NIC_GBE) {
339 adapter->phy_read = nx_fw_cmd_query_phy;
340 adapter->phy_write = nx_fw_cmd_set_phy;
341 }
342 }
343 }
344
345 /*
346 * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
347 * address to external PCI CRB address.
348 */
349 static u32 netxen_decode_crb_addr(u32 addr)
350 {
351 int i;
352 u32 base_addr, offset, pci_base;
353
354 crb_addr_transform_setup();
355
356 pci_base = NETXEN_ADDR_ERROR;
357 base_addr = addr & 0xfff00000;
358 offset = addr & 0x000fffff;
359
360 for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
361 if (crb_addr_xform[i] == base_addr) {
362 pci_base = i << 20;
363 break;
364 }
365 }
366 if (pci_base == NETXEN_ADDR_ERROR)
367 return pci_base;
368 else
369 return (pci_base + offset);
370 }
371
372 #define NETXEN_MAX_ROM_WAIT_USEC 100
373
374 static int netxen_wait_rom_done(struct netxen_adapter *adapter)
375 {
376 long timeout = 0;
377 long done = 0;
378
379 cond_resched();
380
381 while (done == 0) {
382 done = NXRD32(adapter, NETXEN_ROMUSB_GLB_STATUS);
383 done &= 2;
384 if (++timeout >= NETXEN_MAX_ROM_WAIT_USEC) {
385 dev_err(&adapter->pdev->dev,
386 "Timeout reached waiting for rom done");
387 return -EIO;
388 }
389 udelay(1);
390 }
391 return 0;
392 }
393
394 static int do_rom_fast_read(struct netxen_adapter *adapter,
395 int addr, int *valp)
396 {
397 NXWR32(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
398 NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
399 NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
400 NXWR32(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
401 if (netxen_wait_rom_done(adapter)) {
402 printk("Error waiting for rom done\n");
403 return -EIO;
404 }
405 /* reset abyte_cnt and dummy_byte_cnt */
406 NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
407 udelay(10);
408 NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
409
410 *valp = NXRD32(adapter, NETXEN_ROMUSB_ROM_RDATA);
411 return 0;
412 }
413
414 static int do_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
415 u8 *bytes, size_t size)
416 {
417 int addridx;
418 int ret = 0;
419
420 for (addridx = addr; addridx < (addr + size); addridx += 4) {
421 int v;
422 ret = do_rom_fast_read(adapter, addridx, &v);
423 if (ret != 0)
424 break;
425 *(__le32 *)bytes = cpu_to_le32(v);
426 bytes += 4;
427 }
428
429 return ret;
430 }
431
432 int
433 netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
434 u8 *bytes, size_t size)
435 {
436 int ret;
437
438 ret = netxen_rom_lock(adapter);
439 if (ret < 0)
440 return ret;
441
442 ret = do_rom_fast_read_words(adapter, addr, bytes, size);
443
444 netxen_rom_unlock(adapter);
445 return ret;
446 }
447
448 int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
449 {
450 int ret;
451
452 if (netxen_rom_lock(adapter) != 0)
453 return -EIO;
454
455 ret = do_rom_fast_read(adapter, addr, valp);
456 netxen_rom_unlock(adapter);
457 return ret;
458 }
459
460 #define NETXEN_BOARDTYPE 0x4008
461 #define NETXEN_BOARDNUM 0x400c
462 #define NETXEN_CHIPNUM 0x4010
463
464 int netxen_pinit_from_rom(struct netxen_adapter *adapter, int verbose)
465 {
466 int addr, val;
467 int i, n, init_delay = 0;
468 struct crb_addr_pair *buf;
469 unsigned offset;
470 u32 off;
471
472 /* resetall */
473 netxen_rom_lock(adapter);
474 NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0xffffffff);
475 netxen_rom_unlock(adapter);
476
477 if (verbose) {
478 if (netxen_rom_fast_read(adapter, NETXEN_BOARDTYPE, &val) == 0)
479 printk("P2 ROM board type: 0x%08x\n", val);
480 else
481 printk("Could not read board type\n");
482 if (netxen_rom_fast_read(adapter, NETXEN_BOARDNUM, &val) == 0)
483 printk("P2 ROM board num: 0x%08x\n", val);
484 else
485 printk("Could not read board number\n");
486 if (netxen_rom_fast_read(adapter, NETXEN_CHIPNUM, &val) == 0)
487 printk("P2 ROM chip num: 0x%08x\n", val);
488 else
489 printk("Could not read chip number\n");
490 }
491
492 if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
493 if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
494 (n != 0xcafecafe) ||
495 netxen_rom_fast_read(adapter, 4, &n) != 0) {
496 printk(KERN_ERR "%s: ERROR Reading crb_init area: "
497 "n: %08x\n", netxen_nic_driver_name, n);
498 return -EIO;
499 }
500 offset = n & 0xffffU;
501 n = (n >> 16) & 0xffffU;
502 } else {
503 if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
504 !(n & 0x80000000)) {
505 printk(KERN_ERR "%s: ERROR Reading crb_init area: "
506 "n: %08x\n", netxen_nic_driver_name, n);
507 return -EIO;
508 }
509 offset = 1;
510 n &= ~0x80000000;
511 }
512
513 if (n < 1024) {
514 if (verbose)
515 printk(KERN_DEBUG "%s: %d CRB init values found"
516 " in ROM.\n", netxen_nic_driver_name, n);
517 } else {
518 printk(KERN_ERR "%s:n=0x%x Error! NetXen card flash not"
519 " initialized.\n", __func__, n);
520 return -EIO;
521 }
522
523 buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
524 if (buf == NULL) {
525 printk("%s: netxen_pinit_from_rom: Unable to calloc memory.\n",
526 netxen_nic_driver_name);
527 return -ENOMEM;
528 }
529 for (i = 0; i < n; i++) {
530 if (netxen_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
531 netxen_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
532 kfree(buf);
533 return -EIO;
534 }
535
536 buf[i].addr = addr;
537 buf[i].data = val;
538
539 if (verbose)
540 printk(KERN_DEBUG "%s: PCI: 0x%08x == 0x%08x\n",
541 netxen_nic_driver_name,
542 (u32)netxen_decode_crb_addr(addr), val);
543 }
544 for (i = 0; i < n; i++) {
545
546 off = netxen_decode_crb_addr(buf[i].addr);
547 if (off == NETXEN_ADDR_ERROR) {
548 printk(KERN_ERR"CRB init value out of range %x\n",
549 buf[i].addr);
550 continue;
551 }
552 off += NETXEN_PCI_CRBSPACE;
553 /* skipping cold reboot MAGIC */
554 if (off == NETXEN_CAM_RAM(0x1fc))
555 continue;
556
557 if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
558 /* do not reset PCI */
559 if (off == (ROMUSB_GLB + 0xbc))
560 continue;
561 if (off == (ROMUSB_GLB + 0xa8))
562 continue;
563 if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
564 continue;
565 if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
566 continue;
567 if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
568 continue;
569 if (off == (NETXEN_CRB_PEG_NET_1 + 0x18))
570 buf[i].data = 0x1020;
571 /* skip the function enable register */
572 if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION))
573 continue;
574 if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION2))
575 continue;
576 if ((off & 0x0ff00000) == NETXEN_CRB_SMB)
577 continue;
578 }
579
580 if (off == NETXEN_ADDR_ERROR) {
581 printk(KERN_ERR "%s: Err: Unknown addr: 0x%08x\n",
582 netxen_nic_driver_name, buf[i].addr);
583 continue;
584 }
585
586 init_delay = 1;
587 /* After writing this register, HW needs time for CRB */
588 /* to quiet down (else crb_window returns 0xffffffff) */
589 if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
590 init_delay = 1000;
591 if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
592 /* hold xdma in reset also */
593 buf[i].data = NETXEN_NIC_XDMA_RESET;
594 buf[i].data = 0x8000ff;
595 }
596 }
597
598 NXWR32(adapter, off, buf[i].data);
599
600 msleep(init_delay);
601 }
602 kfree(buf);
603
604 /* disable_peg_cache_all */
605
606 /* unreset_net_cache */
607 if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
608 val = NXRD32(adapter, NETXEN_ROMUSB_GLB_SW_RESET);
609 NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, (val & 0xffffff0f));
610 }
611
612 /* p2dn replyCount */
613 NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
614 /* disable_peg_cache 0 */
615 NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0x4c, 8);
616 /* disable_peg_cache 1 */
617 NXWR32(adapter, NETXEN_CRB_PEG_NET_I + 0x4c, 8);
618
619 /* peg_clr_all */
620
621 /* peg_clr 0 */
622 NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x8, 0);
623 NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0xc, 0);
624 /* peg_clr 1 */
625 NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0x8, 0);
626 NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0xc, 0);
627 /* peg_clr 2 */
628 NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0x8, 0);
629 NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0xc, 0);
630 /* peg_clr 3 */
631 NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0x8, 0);
632 NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0xc, 0);
633 return 0;
634 }
635
636 int
637 netxen_need_fw_reset(struct netxen_adapter *adapter)
638 {
639 u32 count, old_count;
640 u32 val, version, major, minor, build;
641 int i, timeout;
642 u8 fw_type;
643
644 /* NX2031 firmware doesn't support heartbit */
645 if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
646 return 1;
647
648 /* last attempt had failed */
649 if (NXRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
650 return 1;
651
652 old_count = count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
653
654 for (i = 0; i < 10; i++) {
655
656 timeout = msleep_interruptible(200);
657 if (timeout) {
658 NXWR32(adapter, CRB_CMDPEG_STATE,
659 PHAN_INITIALIZE_FAILED);
660 return -EINTR;
661 }
662
663 count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
664 if (count != old_count)
665 break;
666 }
667
668 /* firmware is dead */
669 if (count == old_count)
670 return 1;
671
672 /* check if we have got newer or different file firmware */
673 if (adapter->fw) {
674
675 const struct firmware *fw = adapter->fw;
676
677 val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
678 version = NETXEN_DECODE_VERSION(val);
679
680 major = NXRD32(adapter, NETXEN_FW_VERSION_MAJOR);
681 minor = NXRD32(adapter, NETXEN_FW_VERSION_MINOR);
682 build = NXRD32(adapter, NETXEN_FW_VERSION_SUB);
683
684 if (version > NETXEN_VERSION_CODE(major, minor, build))
685 return 1;
686
687 if (version == NETXEN_VERSION_CODE(major, minor, build)) {
688
689 val = NXRD32(adapter, NETXEN_MIU_MN_CONTROL);
690 fw_type = (val & 0x4) ?
691 NX_P3_CT_ROMIMAGE : NX_P3_MN_ROMIMAGE;
692
693 if (adapter->fw_type != fw_type)
694 return 1;
695 }
696 }
697
698 return 0;
699 }
700
701 static char *fw_name[] = {
702 "nxromimg.bin", "nx3fwct.bin", "nx3fwmn.bin", "flash",
703 };
704
705 int
706 netxen_load_firmware(struct netxen_adapter *adapter)
707 {
708 u64 *ptr64;
709 u32 i, flashaddr, size;
710 const struct firmware *fw = adapter->fw;
711 struct pci_dev *pdev = adapter->pdev;
712
713 dev_info(&pdev->dev, "loading firmware from %s\n",
714 fw_name[adapter->fw_type]);
715
716 if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
717 NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 1);
718
719 if (fw) {
720 __le64 data;
721
722 size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
723
724 ptr64 = (u64 *)&fw->data[NETXEN_BOOTLD_START];
725 flashaddr = NETXEN_BOOTLD_START;
726
727 for (i = 0; i < size; i++) {
728 data = cpu_to_le64(ptr64[i]);
729 adapter->pci_mem_write(adapter, flashaddr, &data, 8);
730 flashaddr += 8;
731 }
732
733 size = *(u32 *)&fw->data[NX_FW_SIZE_OFFSET];
734 size = (__force u32)cpu_to_le32(size) / 8;
735
736 ptr64 = (u64 *)&fw->data[NETXEN_IMAGE_START];
737 flashaddr = NETXEN_IMAGE_START;
738
739 for (i = 0; i < size; i++) {
740 data = cpu_to_le64(ptr64[i]);
741
742 if (adapter->pci_mem_write(adapter,
743 flashaddr, &data, 8))
744 return -EIO;
745
746 flashaddr += 8;
747 }
748 } else {
749 u32 data;
750
751 size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 4;
752 flashaddr = NETXEN_BOOTLD_START;
753
754 for (i = 0; i < size; i++) {
755 if (netxen_rom_fast_read(adapter,
756 flashaddr, (int *)&data) != 0)
757 return -EIO;
758
759 if (adapter->pci_mem_write(adapter,
760 flashaddr, &data, 4))
761 return -EIO;
762
763 flashaddr += 4;
764 }
765 }
766 msleep(1);
767
768 if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
769 NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001d);
770 else {
771 NXWR32(adapter, NETXEN_ROMUSB_GLB_CHIP_CLK_CTRL, 0x3fff);
772 NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 0);
773 }
774
775 return 0;
776 }
777
778 static int
779 netxen_validate_firmware(struct netxen_adapter *adapter, const char *fwname)
780 {
781 __le32 val;
782 u32 ver, min_ver, bios;
783 struct pci_dev *pdev = adapter->pdev;
784 const struct firmware *fw = adapter->fw;
785
786 if (fw->size < NX_FW_MIN_SIZE)
787 return -EINVAL;
788
789 val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_MAGIC_OFFSET]);
790 if ((__force u32)val != NETXEN_BDINFO_MAGIC)
791 return -EINVAL;
792
793 val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
794
795 if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
796 min_ver = NETXEN_VERSION_CODE(4, 0, 216);
797 else
798 min_ver = NETXEN_VERSION_CODE(3, 4, 216);
799
800 ver = NETXEN_DECODE_VERSION(val);
801
802 if ((_major(ver) > _NETXEN_NIC_LINUX_MAJOR) || (ver < min_ver)) {
803 dev_err(&pdev->dev,
804 "%s: firmware version %d.%d.%d unsupported\n",
805 fwname, _major(ver), _minor(ver), _build(ver));
806 return -EINVAL;
807 }
808
809 val = cpu_to_le32(*(u32 *)&fw->data[NX_BIOS_VERSION_OFFSET]);
810 netxen_rom_fast_read(adapter, NX_BIOS_VERSION_OFFSET, (int *)&bios);
811 if ((__force u32)val != bios) {
812 dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
813 fwname);
814 return -EINVAL;
815 }
816
817 /* check if flashed firmware is newer */
818 if (netxen_rom_fast_read(adapter,
819 NX_FW_VERSION_OFFSET, (int *)&val))
820 return -EIO;
821 val = NETXEN_DECODE_VERSION(val);
822 if (val > ver) {
823 dev_info(&pdev->dev, "%s: firmware is older than flash\n",
824 fwname);
825 return -EINVAL;
826 }
827
828 NXWR32(adapter, NETXEN_CAM_RAM(0x1fc), NETXEN_BDINFO_MAGIC);
829 return 0;
830 }
831
832 static int
833 netxen_p3_has_mn(struct netxen_adapter *adapter)
834 {
835 u32 capability, flashed_ver;
836 capability = 0;
837
838 netxen_rom_fast_read(adapter,
839 NX_FW_VERSION_OFFSET, (int *)&flashed_ver);
840 flashed_ver = NETXEN_DECODE_VERSION(flashed_ver);
841
842 if (flashed_ver >= NETXEN_VERSION_CODE(4, 0, 220)) {
843
844 capability = NXRD32(adapter, NX_PEG_TUNE_CAPABILITY);
845 if (capability & NX_PEG_TUNE_MN_PRESENT)
846 return 1;
847 }
848 return 0;
849 }
850
851 void netxen_request_firmware(struct netxen_adapter *adapter)
852 {
853 u8 fw_type;
854 struct pci_dev *pdev = adapter->pdev;
855 int rc = 0;
856
857 if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
858 fw_type = NX_P2_MN_ROMIMAGE;
859 goto request_fw;
860 }
861
862 fw_type = netxen_p3_has_mn(adapter) ?
863 NX_P3_MN_ROMIMAGE : NX_P3_CT_ROMIMAGE;
864
865 request_fw:
866 rc = request_firmware(&adapter->fw, fw_name[fw_type], &pdev->dev);
867 if (rc != 0) {
868 if (fw_type == NX_P3_MN_ROMIMAGE) {
869 msleep(1);
870 fw_type = NX_P3_CT_ROMIMAGE;
871 goto request_fw;
872 }
873
874 fw_type = NX_FLASH_ROMIMAGE;
875 adapter->fw = NULL;
876 goto done;
877 }
878
879 rc = netxen_validate_firmware(adapter, fw_name[fw_type]);
880 if (rc != 0) {
881 release_firmware(adapter->fw);
882
883 if (fw_type == NX_P3_MN_ROMIMAGE) {
884 msleep(1);
885 fw_type = NX_P3_CT_ROMIMAGE;
886 goto request_fw;
887 }
888
889 fw_type = NX_FLASH_ROMIMAGE;
890 adapter->fw = NULL;
891 goto done;
892 }
893
894 done:
895 adapter->fw_type = fw_type;
896 }
897
898
899 void
900 netxen_release_firmware(struct netxen_adapter *adapter)
901 {
902 if (adapter->fw)
903 release_firmware(adapter->fw);
904 }
905
906 int netxen_init_dummy_dma(struct netxen_adapter *adapter)
907 {
908 u64 addr;
909 u32 hi, lo;
910
911 if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
912 return 0;
913
914 adapter->dummy_dma.addr = pci_alloc_consistent(adapter->pdev,
915 NETXEN_HOST_DUMMY_DMA_SIZE,
916 &adapter->dummy_dma.phys_addr);
917 if (adapter->dummy_dma.addr == NULL) {
918 dev_err(&adapter->pdev->dev,
919 "ERROR: Could not allocate dummy DMA memory\n");
920 return -ENOMEM;
921 }
922
923 addr = (uint64_t) adapter->dummy_dma.phys_addr;
924 hi = (addr >> 32) & 0xffffffff;
925 lo = addr & 0xffffffff;
926
927 NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_HI, hi);
928 NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_LO, lo);
929
930 return 0;
931 }
932
933 /*
934 * NetXen DMA watchdog control:
935 *
936 * Bit 0 : enabled => R/O: 1 watchdog active, 0 inactive
937 * Bit 1 : disable_request => 1 req disable dma watchdog
938 * Bit 2 : enable_request => 1 req enable dma watchdog
939 * Bit 3-31 : unused
940 */
941 void netxen_free_dummy_dma(struct netxen_adapter *adapter)
942 {
943 int i = 100;
944 u32 ctrl;
945
946 if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
947 return;
948
949 if (!adapter->dummy_dma.addr)
950 return;
951
952 ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
953 if ((ctrl & 0x1) != 0) {
954 NXWR32(adapter, NETXEN_DMA_WATCHDOG_CTRL, (ctrl | 0x2));
955
956 while ((ctrl & 0x1) != 0) {
957
958 msleep(50);
959
960 ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
961
962 if (--i == 0)
963 break;
964 };
965 }
966
967 if (i) {
968 pci_free_consistent(adapter->pdev,
969 NETXEN_HOST_DUMMY_DMA_SIZE,
970 adapter->dummy_dma.addr,
971 adapter->dummy_dma.phys_addr);
972 adapter->dummy_dma.addr = NULL;
973 } else
974 dev_err(&adapter->pdev->dev, "dma_watchdog_shutdown failed\n");
975 }
976
977 int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
978 {
979 u32 val = 0;
980 int retries = 60;
981
982 if (pegtune_val)
983 return 0;
984
985 do {
986 val = NXRD32(adapter, CRB_CMDPEG_STATE);
987
988 switch (val) {
989 case PHAN_INITIALIZE_COMPLETE:
990 case PHAN_INITIALIZE_ACK:
991 return 0;
992 case PHAN_INITIALIZE_FAILED:
993 goto out_err;
994 default:
995 break;
996 }
997
998 msleep(500);
999
1000 } while (--retries);
1001
1002 NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
1003
1004 out_err:
1005 dev_warn(&adapter->pdev->dev, "firmware init failed\n");
1006 return -EIO;
1007 }
1008
1009 static int
1010 netxen_receive_peg_ready(struct netxen_adapter *adapter)
1011 {
1012 u32 val = 0;
1013 int retries = 2000;
1014
1015 do {
1016 val = NXRD32(adapter, CRB_RCVPEG_STATE);
1017
1018 if (val == PHAN_PEG_RCV_INITIALIZED)
1019 return 0;
1020
1021 msleep(10);
1022
1023 } while (--retries);
1024
1025 if (!retries) {
1026 printk(KERN_ERR "Receive Peg initialization not "
1027 "complete, state: 0x%x.\n", val);
1028 return -EIO;
1029 }
1030
1031 return 0;
1032 }
1033
1034 int netxen_init_firmware(struct netxen_adapter *adapter)
1035 {
1036 int err;
1037
1038 err = netxen_receive_peg_ready(adapter);
1039 if (err)
1040 return err;
1041
1042 NXWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
1043 NXWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
1044 NXWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
1045 NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
1046
1047 return err;
1048 }
1049
1050 static void
1051 netxen_handle_linkevent(struct netxen_adapter *adapter, nx_fw_msg_t *msg)
1052 {
1053 u32 cable_OUI;
1054 u16 cable_len;
1055 u16 link_speed;
1056 u8 link_status, module, duplex, autoneg;
1057 struct net_device *netdev = adapter->netdev;
1058
1059 adapter->has_link_events = 1;
1060
1061 cable_OUI = msg->body[1] & 0xffffffff;
1062 cable_len = (msg->body[1] >> 32) & 0xffff;
1063 link_speed = (msg->body[1] >> 48) & 0xffff;
1064
1065 link_status = msg->body[2] & 0xff;
1066 duplex = (msg->body[2] >> 16) & 0xff;
1067 autoneg = (msg->body[2] >> 24) & 0xff;
1068
1069 module = (msg->body[2] >> 8) & 0xff;
1070 if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE) {
1071 printk(KERN_INFO "%s: unsupported cable: OUI 0x%x, length %d\n",
1072 netdev->name, cable_OUI, cable_len);
1073 } else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN) {
1074 printk(KERN_INFO "%s: unsupported cable length %d\n",
1075 netdev->name, cable_len);
1076 }
1077
1078 netxen_advert_link_change(adapter, link_status);
1079
1080 /* update link parameters */
1081 if (duplex == LINKEVENT_FULL_DUPLEX)
1082 adapter->link_duplex = DUPLEX_FULL;
1083 else
1084 adapter->link_duplex = DUPLEX_HALF;
1085 adapter->module_type = module;
1086 adapter->link_autoneg = autoneg;
1087 adapter->link_speed = link_speed;
1088 }
1089
1090 static void
1091 netxen_handle_fw_message(int desc_cnt, int index,
1092 struct nx_host_sds_ring *sds_ring)
1093 {
1094 nx_fw_msg_t msg;
1095 struct status_desc *desc;
1096 int i = 0, opcode;
1097
1098 while (desc_cnt > 0 && i < 8) {
1099 desc = &sds_ring->desc_head[index];
1100 msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
1101 msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
1102
1103 index = get_next_index(index, sds_ring->num_desc);
1104 desc_cnt--;
1105 }
1106
1107 opcode = netxen_get_nic_msg_opcode(msg.body[0]);
1108 switch (opcode) {
1109 case NX_NIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
1110 netxen_handle_linkevent(sds_ring->adapter, &msg);
1111 break;
1112 default:
1113 break;
1114 }
1115 }
1116
1117 static int
1118 netxen_alloc_rx_skb(struct netxen_adapter *adapter,
1119 struct nx_host_rds_ring *rds_ring,
1120 struct netxen_rx_buffer *buffer)
1121 {
1122 struct sk_buff *skb;
1123 dma_addr_t dma;
1124 struct pci_dev *pdev = adapter->pdev;
1125
1126 buffer->skb = dev_alloc_skb(rds_ring->skb_size);
1127 if (!buffer->skb)
1128 return 1;
1129
1130 skb = buffer->skb;
1131
1132 if (!adapter->ahw.cut_through)
1133 skb_reserve(skb, 2);
1134
1135 dma = pci_map_single(pdev, skb->data,
1136 rds_ring->dma_size, PCI_DMA_FROMDEVICE);
1137
1138 if (pci_dma_mapping_error(pdev, dma)) {
1139 dev_kfree_skb_any(skb);
1140 buffer->skb = NULL;
1141 return 1;
1142 }
1143
1144 buffer->skb = skb;
1145 buffer->dma = dma;
1146 buffer->state = NETXEN_BUFFER_BUSY;
1147
1148 return 0;
1149 }
1150
1151 static struct sk_buff *netxen_process_rxbuf(struct netxen_adapter *adapter,
1152 struct nx_host_rds_ring *rds_ring, u16 index, u16 cksum)
1153 {
1154 struct netxen_rx_buffer *buffer;
1155 struct sk_buff *skb;
1156
1157 buffer = &rds_ring->rx_buf_arr[index];
1158
1159 pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
1160 PCI_DMA_FROMDEVICE);
1161
1162 skb = buffer->skb;
1163 if (!skb)
1164 goto no_skb;
1165
1166 if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
1167 adapter->stats.csummed++;
1168 skb->ip_summed = CHECKSUM_UNNECESSARY;
1169 } else
1170 skb->ip_summed = CHECKSUM_NONE;
1171
1172 skb->dev = adapter->netdev;
1173
1174 buffer->skb = NULL;
1175 no_skb:
1176 buffer->state = NETXEN_BUFFER_FREE;
1177 return skb;
1178 }
1179
1180 static struct netxen_rx_buffer *
1181 netxen_process_rcv(struct netxen_adapter *adapter,
1182 struct nx_host_sds_ring *sds_ring,
1183 int ring, u64 sts_data0)
1184 {
1185 struct net_device *netdev = adapter->netdev;
1186 struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
1187 struct netxen_rx_buffer *buffer;
1188 struct sk_buff *skb;
1189 struct nx_host_rds_ring *rds_ring;
1190 int index, length, cksum, pkt_offset;
1191
1192 if (unlikely(ring >= adapter->max_rds_rings))
1193 return NULL;
1194
1195 rds_ring = &recv_ctx->rds_rings[ring];
1196
1197 index = netxen_get_sts_refhandle(sts_data0);
1198 if (unlikely(index >= rds_ring->num_desc))
1199 return NULL;
1200
1201 buffer = &rds_ring->rx_buf_arr[index];
1202
1203 length = netxen_get_sts_totallength(sts_data0);
1204 cksum = netxen_get_sts_status(sts_data0);
1205 pkt_offset = netxen_get_sts_pkt_offset(sts_data0);
1206
1207 skb = netxen_process_rxbuf(adapter, rds_ring, index, cksum);
1208 if (!skb)
1209 return buffer;
1210
1211 if (length > rds_ring->skb_size)
1212 skb_put(skb, rds_ring->skb_size);
1213 else
1214 skb_put(skb, length);
1215
1216
1217 if (pkt_offset)
1218 skb_pull(skb, pkt_offset);
1219
1220 skb->protocol = eth_type_trans(skb, netdev);
1221
1222 napi_gro_receive(&sds_ring->napi, skb);
1223
1224 adapter->stats.rx_pkts++;
1225 adapter->stats.rxbytes += length;
1226
1227 return buffer;
1228 }
1229
1230 #define TCP_HDR_SIZE 20
1231 #define TCP_TS_OPTION_SIZE 12
1232 #define TCP_TS_HDR_SIZE (TCP_HDR_SIZE + TCP_TS_OPTION_SIZE)
1233
1234 static struct netxen_rx_buffer *
1235 netxen_process_lro(struct netxen_adapter *adapter,
1236 struct nx_host_sds_ring *sds_ring,
1237 int ring, u64 sts_data0, u64 sts_data1)
1238 {
1239 struct net_device *netdev = adapter->netdev;
1240 struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
1241 struct netxen_rx_buffer *buffer;
1242 struct sk_buff *skb;
1243 struct nx_host_rds_ring *rds_ring;
1244 struct iphdr *iph;
1245 struct tcphdr *th;
1246 bool push, timestamp;
1247 int l2_hdr_offset, l4_hdr_offset;
1248 int index;
1249 u16 lro_length, length, data_offset;
1250 u32 seq_number;
1251
1252 if (unlikely(ring > adapter->max_rds_rings))
1253 return NULL;
1254
1255 rds_ring = &recv_ctx->rds_rings[ring];
1256
1257 index = netxen_get_lro_sts_refhandle(sts_data0);
1258 if (unlikely(index > rds_ring->num_desc))
1259 return NULL;
1260
1261 buffer = &rds_ring->rx_buf_arr[index];
1262
1263 timestamp = netxen_get_lro_sts_timestamp(sts_data0);
1264 lro_length = netxen_get_lro_sts_length(sts_data0);
1265 l2_hdr_offset = netxen_get_lro_sts_l2_hdr_offset(sts_data0);
1266 l4_hdr_offset = netxen_get_lro_sts_l4_hdr_offset(sts_data0);
1267 push = netxen_get_lro_sts_push_flag(sts_data0);
1268 seq_number = netxen_get_lro_sts_seq_number(sts_data1);
1269
1270 skb = netxen_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
1271 if (!skb)
1272 return buffer;
1273
1274 if (timestamp)
1275 data_offset = l4_hdr_offset + TCP_TS_HDR_SIZE;
1276 else
1277 data_offset = l4_hdr_offset + TCP_HDR_SIZE;
1278
1279 skb_put(skb, lro_length + data_offset);
1280
1281 skb->truesize = (skb->len + sizeof(struct sk_buff) +
1282 ((unsigned long)skb->data - (unsigned long)skb->head));
1283
1284 skb_pull(skb, l2_hdr_offset);
1285 skb->protocol = eth_type_trans(skb, netdev);
1286
1287 iph = (struct iphdr *)skb->data;
1288 th = (struct tcphdr *)(skb->data + (iph->ihl << 2));
1289
1290 length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
1291 iph->tot_len = htons(length);
1292 iph->check = 0;
1293 iph->check = ip_fast_csum((unsigned char *)iph, iph->ihl);
1294 th->psh = push;
1295 th->seq = htonl(seq_number);
1296
1297 length = skb->len;
1298
1299 netif_receive_skb(skb);
1300
1301 adapter->stats.lro_pkts++;
1302 adapter->stats.rxbytes += length;
1303
1304 return buffer;
1305 }
1306
1307 #define netxen_merge_rx_buffers(list, head) \
1308 do { list_splice_tail_init(list, head); } while (0);
1309
1310 int
1311 netxen_process_rcv_ring(struct nx_host_sds_ring *sds_ring, int max)
1312 {
1313 struct netxen_adapter *adapter = sds_ring->adapter;
1314
1315 struct list_head *cur;
1316
1317 struct status_desc *desc;
1318 struct netxen_rx_buffer *rxbuf;
1319
1320 u32 consumer = sds_ring->consumer;
1321
1322 int count = 0;
1323 u64 sts_data0, sts_data1;
1324 int opcode, ring = 0, desc_cnt;
1325
1326 while (count < max) {
1327 desc = &sds_ring->desc_head[consumer];
1328 sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
1329
1330 if (!(sts_data0 & STATUS_OWNER_HOST))
1331 break;
1332
1333 desc_cnt = netxen_get_sts_desc_cnt(sts_data0);
1334
1335 opcode = netxen_get_sts_opcode(sts_data0);
1336
1337 switch (opcode) {
1338 case NETXEN_NIC_RXPKT_DESC:
1339 case NETXEN_OLD_RXPKT_DESC:
1340 case NETXEN_NIC_SYN_OFFLOAD:
1341 ring = netxen_get_sts_type(sts_data0);
1342 rxbuf = netxen_process_rcv(adapter, sds_ring,
1343 ring, sts_data0);
1344 break;
1345 case NETXEN_NIC_LRO_DESC:
1346 ring = netxen_get_lro_sts_type(sts_data0);
1347 sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
1348 rxbuf = netxen_process_lro(adapter, sds_ring,
1349 ring, sts_data0, sts_data1);
1350 break;
1351 case NETXEN_NIC_RESPONSE_DESC:
1352 netxen_handle_fw_message(desc_cnt, consumer, sds_ring);
1353 default:
1354 goto skip;
1355 }
1356
1357 WARN_ON(desc_cnt > 1);
1358
1359 if (rxbuf)
1360 list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
1361
1362 skip:
1363 for (; desc_cnt > 0; desc_cnt--) {
1364 desc = &sds_ring->desc_head[consumer];
1365 desc->status_desc_data[0] =
1366 cpu_to_le64(STATUS_OWNER_PHANTOM);
1367 consumer = get_next_index(consumer, sds_ring->num_desc);
1368 }
1369 count++;
1370 }
1371
1372 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
1373 struct nx_host_rds_ring *rds_ring =
1374 &adapter->recv_ctx.rds_rings[ring];
1375
1376 if (!list_empty(&sds_ring->free_list[ring])) {
1377 list_for_each(cur, &sds_ring->free_list[ring]) {
1378 rxbuf = list_entry(cur,
1379 struct netxen_rx_buffer, list);
1380 netxen_alloc_rx_skb(adapter, rds_ring, rxbuf);
1381 }
1382 spin_lock(&rds_ring->lock);
1383 netxen_merge_rx_buffers(&sds_ring->free_list[ring],
1384 &rds_ring->free_list);
1385 spin_unlock(&rds_ring->lock);
1386 }
1387
1388 netxen_post_rx_buffers_nodb(adapter, rds_ring);
1389 }
1390
1391 if (count) {
1392 sds_ring->consumer = consumer;
1393 NXWR32(adapter, sds_ring->crb_sts_consumer, consumer);
1394 }
1395
1396 return count;
1397 }
1398
1399 /* Process Command status ring */
1400 int netxen_process_cmd_ring(struct netxen_adapter *adapter)
1401 {
1402 u32 sw_consumer, hw_consumer;
1403 int count = 0, i;
1404 struct netxen_cmd_buffer *buffer;
1405 struct pci_dev *pdev = adapter->pdev;
1406 struct net_device *netdev = adapter->netdev;
1407 struct netxen_skb_frag *frag;
1408 int done = 0;
1409 struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
1410
1411 if (!spin_trylock(&adapter->tx_clean_lock))
1412 return 1;
1413
1414 sw_consumer = tx_ring->sw_consumer;
1415 hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
1416
1417 while (sw_consumer != hw_consumer) {
1418 buffer = &tx_ring->cmd_buf_arr[sw_consumer];
1419 if (buffer->skb) {
1420 frag = &buffer->frag_array[0];
1421 pci_unmap_single(pdev, frag->dma, frag->length,
1422 PCI_DMA_TODEVICE);
1423 frag->dma = 0ULL;
1424 for (i = 1; i < buffer->frag_count; i++) {
1425 frag++; /* Get the next frag */
1426 pci_unmap_page(pdev, frag->dma, frag->length,
1427 PCI_DMA_TODEVICE);
1428 frag->dma = 0ULL;
1429 }
1430
1431 adapter->stats.xmitfinished++;
1432 dev_kfree_skb_any(buffer->skb);
1433 buffer->skb = NULL;
1434 }
1435
1436 sw_consumer = get_next_index(sw_consumer, tx_ring->num_desc);
1437 if (++count >= MAX_STATUS_HANDLE)
1438 break;
1439 }
1440
1441 if (count && netif_running(netdev)) {
1442 tx_ring->sw_consumer = sw_consumer;
1443
1444 smp_mb();
1445
1446 if (netif_queue_stopped(netdev) && netif_carrier_ok(netdev)) {
1447 __netif_tx_lock(tx_ring->txq, smp_processor_id());
1448 if (netxen_tx_avail(tx_ring) > TX_STOP_THRESH)
1449 netif_wake_queue(netdev);
1450 __netif_tx_unlock(tx_ring->txq);
1451 }
1452 }
1453 /*
1454 * If everything is freed up to consumer then check if the ring is full
1455 * If the ring is full then check if more needs to be freed and
1456 * schedule the call back again.
1457 *
1458 * This happens when there are 2 CPUs. One could be freeing and the
1459 * other filling it. If the ring is full when we get out of here and
1460 * the card has already interrupted the host then the host can miss the
1461 * interrupt.
1462 *
1463 * There is still a possible race condition and the host could miss an
1464 * interrupt. The card has to take care of this.
1465 */
1466 hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
1467 done = (sw_consumer == hw_consumer);
1468 spin_unlock(&adapter->tx_clean_lock);
1469
1470 return (done);
1471 }
1472
1473 void
1474 netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ringid,
1475 struct nx_host_rds_ring *rds_ring)
1476 {
1477 struct rcv_desc *pdesc;
1478 struct netxen_rx_buffer *buffer;
1479 int producer, count = 0;
1480 netxen_ctx_msg msg = 0;
1481 struct list_head *head;
1482
1483 producer = rds_ring->producer;
1484
1485 spin_lock(&rds_ring->lock);
1486 head = &rds_ring->free_list;
1487 while (!list_empty(head)) {
1488
1489 buffer = list_entry(head->next, struct netxen_rx_buffer, list);
1490
1491 if (!buffer->skb) {
1492 if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
1493 break;
1494 }
1495
1496 count++;
1497 list_del(&buffer->list);
1498
1499 /* make a rcv descriptor */
1500 pdesc = &rds_ring->desc_head[producer];
1501 pdesc->addr_buffer = cpu_to_le64(buffer->dma);
1502 pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
1503 pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
1504
1505 producer = get_next_index(producer, rds_ring->num_desc);
1506 }
1507 spin_unlock(&rds_ring->lock);
1508
1509 if (count) {
1510 rds_ring->producer = producer;
1511 NXWR32(adapter, rds_ring->crb_rcv_producer,
1512 (producer-1) & (rds_ring->num_desc-1));
1513
1514 if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
1515 /*
1516 * Write a doorbell msg to tell phanmon of change in
1517 * receive ring producer
1518 * Only for firmware version < 4.0.0
1519 */
1520 netxen_set_msg_peg_id(msg, NETXEN_RCV_PEG_DB_ID);
1521 netxen_set_msg_privid(msg);
1522 netxen_set_msg_count(msg,
1523 ((producer - 1) &
1524 (rds_ring->num_desc - 1)));
1525 netxen_set_msg_ctxid(msg, adapter->portnum);
1526 netxen_set_msg_opcode(msg, NETXEN_RCV_PRODUCER(ringid));
1527 writel(msg,
1528 DB_NORMALIZE(adapter,
1529 NETXEN_RCV_PRODUCER_OFFSET));
1530 }
1531 }
1532 }
1533
1534 static void
1535 netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
1536 struct nx_host_rds_ring *rds_ring)
1537 {
1538 struct rcv_desc *pdesc;
1539 struct netxen_rx_buffer *buffer;
1540 int producer, count = 0;
1541 struct list_head *head;
1542
1543 producer = rds_ring->producer;
1544 if (!spin_trylock(&rds_ring->lock))
1545 return;
1546
1547 head = &rds_ring->free_list;
1548 while (!list_empty(head)) {
1549
1550 buffer = list_entry(head->next, struct netxen_rx_buffer, list);
1551
1552 if (!buffer->skb) {
1553 if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
1554 break;
1555 }
1556
1557 count++;
1558 list_del(&buffer->list);
1559
1560 /* make a rcv descriptor */
1561 pdesc = &rds_ring->desc_head[producer];
1562 pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
1563 pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
1564 pdesc->addr_buffer = cpu_to_le64(buffer->dma);
1565
1566 producer = get_next_index(producer, rds_ring->num_desc);
1567 }
1568
1569 if (count) {
1570 rds_ring->producer = producer;
1571 NXWR32(adapter, rds_ring->crb_rcv_producer,
1572 (producer - 1) & (rds_ring->num_desc - 1));
1573 }
1574 spin_unlock(&rds_ring->lock);
1575 }
1576
1577 void netxen_nic_clear_stats(struct netxen_adapter *adapter)
1578 {
1579 memset(&adapter->stats, 0, sizeof(adapter->stats));
1580 return;
1581 }
1582
(deprecated) Btrfs devel tree