?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
brcmfmac: CR4 takes precedence over CM3 in brcmf_chip_enter_download()
[linux-2.6/btrfs-unstable.git] / drivers / net / wireless / brcm80211 / brcmfmac / chip.c
bloba07b95ef9e703310781c276f51ca81ba0376f24d
1 /*
2 * Copyright (c) 2014 Broadcom Corporation
3 *
4 * Permission to use, copy, modify, and/or distribute this software for any
5 * purpose with or without fee is hereby granted, provided that the above
6 * copyright notice and this permission notice appear in all copies.
7 *
8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
11 * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
13 * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
14 * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
15 */
16 #include <linux/kernel.h>
17 #include <linux/delay.h>
18 #include <linux/list.h>
19 #include <linux/ssb/ssb_regs.h>
20 #include <linux/bcma/bcma.h>
21 #include <linux/bcma/bcma_regs.h>
22
23 #include <defs.h>
24 #include <soc.h>
25 #include <brcm_hw_ids.h>
26 #include <brcmu_utils.h>
27 #include <chipcommon.h>
28 #include "dhd_dbg.h"
29 #include "chip.h"
30
31 /* SOC Interconnect types (aka chip types) */
32 #define SOCI_SB 0
33 #define SOCI_AI 1
34
35 /* PL-368 DMP definitions */
36 #define DMP_DESC_TYPE_MSK 0x0000000F
37 #define DMP_DESC_EMPTY 0x00000000
38 #define DMP_DESC_VALID 0x00000001
39 #define DMP_DESC_COMPONENT 0x00000001
40 #define DMP_DESC_MASTER_PORT 0x00000003
41 #define DMP_DESC_ADDRESS 0x00000005
42 #define DMP_DESC_ADDRSIZE_GT32 0x00000008
43 #define DMP_DESC_EOT 0x0000000F
44
45 #define DMP_COMP_DESIGNER 0xFFF00000
46 #define DMP_COMP_DESIGNER_S 20
47 #define DMP_COMP_PARTNUM 0x000FFF00
48 #define DMP_COMP_PARTNUM_S 8
49 #define DMP_COMP_CLASS 0x000000F0
50 #define DMP_COMP_CLASS_S 4
51 #define DMP_COMP_REVISION 0xFF000000
52 #define DMP_COMP_REVISION_S 24
53 #define DMP_COMP_NUM_SWRAP 0x00F80000
54 #define DMP_COMP_NUM_SWRAP_S 19
55 #define DMP_COMP_NUM_MWRAP 0x0007C000
56 #define DMP_COMP_NUM_MWRAP_S 14
57 #define DMP_COMP_NUM_SPORT 0x00003E00
58 #define DMP_COMP_NUM_SPORT_S 9
59 #define DMP_COMP_NUM_MPORT 0x000001F0
60 #define DMP_COMP_NUM_MPORT_S 4
61
62 #define DMP_MASTER_PORT_UID 0x0000FF00
63 #define DMP_MASTER_PORT_UID_S 8
64 #define DMP_MASTER_PORT_NUM 0x000000F0
65 #define DMP_MASTER_PORT_NUM_S 4
66
67 #define DMP_SLAVE_ADDR_BASE 0xFFFFF000
68 #define DMP_SLAVE_ADDR_BASE_S 12
69 #define DMP_SLAVE_PORT_NUM 0x00000F00
70 #define DMP_SLAVE_PORT_NUM_S 8
71 #define DMP_SLAVE_TYPE 0x000000C0
72 #define DMP_SLAVE_TYPE_S 6
73 #define DMP_SLAVE_TYPE_SLAVE 0
74 #define DMP_SLAVE_TYPE_BRIDGE 1
75 #define DMP_SLAVE_TYPE_SWRAP 2
76 #define DMP_SLAVE_TYPE_MWRAP 3
77 #define DMP_SLAVE_SIZE_TYPE 0x00000030
78 #define DMP_SLAVE_SIZE_TYPE_S 4
79 #define DMP_SLAVE_SIZE_4K 0
80 #define DMP_SLAVE_SIZE_8K 1
81 #define DMP_SLAVE_SIZE_16K 2
82 #define DMP_SLAVE_SIZE_DESC 3
83
84 /* EROM CompIdentB */
85 #define CIB_REV_MASK 0xff000000
86 #define CIB_REV_SHIFT 24
87
88 /* ARM CR4 core specific control flag bits */
89 #define ARMCR4_BCMA_IOCTL_CPUHALT 0x0020
90
91 /* D11 core specific control flag bits */
92 #define D11_BCMA_IOCTL_PHYCLOCKEN 0x0004
93 #define D11_BCMA_IOCTL_PHYRESET 0x0008
94
95 /* chip core base & ramsize */
96 /* bcm4329 */
97 /* SDIO device core, ID 0x829 */
98 #define BCM4329_CORE_BUS_BASE 0x18011000
99 /* internal memory core, ID 0x80e */
100 #define BCM4329_CORE_SOCRAM_BASE 0x18003000
101 /* ARM Cortex M3 core, ID 0x82a */
102 #define BCM4329_CORE_ARM_BASE 0x18002000
103 #define BCM4329_RAMSIZE 0x48000
104
105 /* bcm43143 */
106 /* SDIO device core */
107 #define BCM43143_CORE_BUS_BASE 0x18002000
108 /* internal memory core */
109 #define BCM43143_CORE_SOCRAM_BASE 0x18004000
110 /* ARM Cortex M3 core, ID 0x82a */
111 #define BCM43143_CORE_ARM_BASE 0x18003000
112 #define BCM43143_RAMSIZE 0x70000
113
114 #define CORE_SB(base, field) \
115 (base + SBCONFIGOFF + offsetof(struct sbconfig, field))
116 #define SBCOREREV(sbidh) \
117 ((((sbidh) & SSB_IDHIGH_RCHI) >> SSB_IDHIGH_RCHI_SHIFT) | \
118 ((sbidh) & SSB_IDHIGH_RCLO))
119
120 struct sbconfig {
121 u32 PAD[2];
122 u32 sbipsflag; /* initiator port ocp slave flag */
123 u32 PAD[3];
124 u32 sbtpsflag; /* target port ocp slave flag */
125 u32 PAD[11];
126 u32 sbtmerrloga; /* (sonics >= 2.3) */
127 u32 PAD;
128 u32 sbtmerrlog; /* (sonics >= 2.3) */
129 u32 PAD[3];
130 u32 sbadmatch3; /* address match3 */
131 u32 PAD;
132 u32 sbadmatch2; /* address match2 */
133 u32 PAD;
134 u32 sbadmatch1; /* address match1 */
135 u32 PAD[7];
136 u32 sbimstate; /* initiator agent state */
137 u32 sbintvec; /* interrupt mask */
138 u32 sbtmstatelow; /* target state */
139 u32 sbtmstatehigh; /* target state */
140 u32 sbbwa0; /* bandwidth allocation table0 */
141 u32 PAD;
142 u32 sbimconfiglow; /* initiator configuration */
143 u32 sbimconfighigh; /* initiator configuration */
144 u32 sbadmatch0; /* address match0 */
145 u32 PAD;
146 u32 sbtmconfiglow; /* target configuration */
147 u32 sbtmconfighigh; /* target configuration */
148 u32 sbbconfig; /* broadcast configuration */
149 u32 PAD;
150 u32 sbbstate; /* broadcast state */
151 u32 PAD[3];
152 u32 sbactcnfg; /* activate configuration */
153 u32 PAD[3];
154 u32 sbflagst; /* current sbflags */
155 u32 PAD[3];
156 u32 sbidlow; /* identification */
157 u32 sbidhigh; /* identification */
158 };
159
160 struct brcmf_core_priv {
161 struct brcmf_core pub;
162 u32 wrapbase;
163 struct list_head list;
164 struct brcmf_chip_priv *chip;
165 };
166
167 /* ARM CR4 core specific control flag bits */
168 #define ARMCR4_BCMA_IOCTL_CPUHALT 0x0020
169
170 /* D11 core specific control flag bits */
171 #define D11_BCMA_IOCTL_PHYCLOCKEN 0x0004
172 #define D11_BCMA_IOCTL_PHYRESET 0x0008
173
174 struct brcmf_chip_priv {
175 struct brcmf_chip pub;
176 const struct brcmf_buscore_ops *ops;
177 void *ctx;
178 /* assured first core is chipcommon, second core is buscore */
179 struct list_head cores;
180 u16 num_cores;
181
182 bool (*iscoreup)(struct brcmf_core_priv *core);
183 void (*coredisable)(struct brcmf_core_priv *core, u32 prereset,
184 u32 reset);
185 void (*resetcore)(struct brcmf_core_priv *core, u32 prereset, u32 reset,
186 u32 postreset);
187 };
188
189 static void brcmf_chip_sb_corerev(struct brcmf_chip_priv *ci,
190 struct brcmf_core *core)
191 {
192 u32 regdata;
193
194 regdata = ci->ops->read32(ci->ctx, CORE_SB(core->base, sbidhigh));
195 core->rev = SBCOREREV(regdata);
196 }
197
198 static bool brcmf_chip_sb_iscoreup(struct brcmf_core_priv *core)
199 {
200 struct brcmf_chip_priv *ci;
201 u32 regdata;
202 u32 address;
203
204 ci = core->chip;
205 address = CORE_SB(core->pub.base, sbtmstatelow);
206 regdata = ci->ops->read32(ci->ctx, address);
207 regdata &= (SSB_TMSLOW_RESET | SSB_TMSLOW_REJECT |
208 SSB_IMSTATE_REJECT | SSB_TMSLOW_CLOCK);
209 return SSB_TMSLOW_CLOCK == regdata;
210 }
211
212 static bool brcmf_chip_ai_iscoreup(struct brcmf_core_priv *core)
213 {
214 struct brcmf_chip_priv *ci;
215 u32 regdata;
216 bool ret;
217
218 ci = core->chip;
219 regdata = ci->ops->read32(ci->ctx, core->wrapbase + BCMA_IOCTL);
220 ret = (regdata & (BCMA_IOCTL_FGC | BCMA_IOCTL_CLK)) == BCMA_IOCTL_CLK;
221
222 regdata = ci->ops->read32(ci->ctx, core->wrapbase + BCMA_RESET_CTL);
223 ret = ret && ((regdata & BCMA_RESET_CTL_RESET) == 0);
224
225 return ret;
226 }
227
228 static void brcmf_chip_sb_coredisable(struct brcmf_core_priv *core,
229 u32 prereset, u32 reset)
230 {
231 struct brcmf_chip_priv *ci;
232 u32 val, base;
233
234 ci = core->chip;
235 base = core->pub.base;
236 val = ci->ops->read32(ci->ctx, CORE_SB(base, sbtmstatelow));
237 if (val & SSB_TMSLOW_RESET)
238 return;
239
240 val = ci->ops->read32(ci->ctx, CORE_SB(base, sbtmstatelow));
241 if ((val & SSB_TMSLOW_CLOCK) != 0) {
242 /*
243 * set target reject and spin until busy is clear
244 * (preserve core-specific bits)
245 */
246 val = ci->ops->read32(ci->ctx, CORE_SB(base, sbtmstatelow));
247 ci->ops->write32(ci->ctx, CORE_SB(base, sbtmstatelow),
248 val | SSB_TMSLOW_REJECT);
249
250 val = ci->ops->read32(ci->ctx, CORE_SB(base, sbtmstatelow));
251 udelay(1);
252 SPINWAIT((ci->ops->read32(ci->ctx, CORE_SB(base, sbtmstatehigh))
253 & SSB_TMSHIGH_BUSY), 100000);
254
255 val = ci->ops->read32(ci->ctx, CORE_SB(base, sbtmstatehigh));
256 if (val & SSB_TMSHIGH_BUSY)
257 brcmf_err("core state still busy\n");
258
259 val = ci->ops->read32(ci->ctx, CORE_SB(base, sbidlow));
260 if (val & SSB_IDLOW_INITIATOR) {
261 val = ci->ops->read32(ci->ctx,
262 CORE_SB(base, sbimstate));
263 val |= SSB_IMSTATE_REJECT;
264 ci->ops->write32(ci->ctx,
265 CORE_SB(base, sbimstate), val);
266 val = ci->ops->read32(ci->ctx,
267 CORE_SB(base, sbimstate));
268 udelay(1);
269 SPINWAIT((ci->ops->read32(ci->ctx,
270 CORE_SB(base, sbimstate)) &
271 SSB_IMSTATE_BUSY), 100000);
272 }
273
274 /* set reset and reject while enabling the clocks */
275 val = SSB_TMSLOW_FGC | SSB_TMSLOW_CLOCK |
276 SSB_TMSLOW_REJECT | SSB_TMSLOW_RESET;
277 ci->ops->write32(ci->ctx, CORE_SB(base, sbtmstatelow), val);
278 val = ci->ops->read32(ci->ctx, CORE_SB(base, sbtmstatelow));
279 udelay(10);
280
281 /* clear the initiator reject bit */
282 val = ci->ops->read32(ci->ctx, CORE_SB(base, sbidlow));
283 if (val & SSB_IDLOW_INITIATOR) {
284 val = ci->ops->read32(ci->ctx,
285 CORE_SB(base, sbimstate));
286 val &= ~SSB_IMSTATE_REJECT;
287 ci->ops->write32(ci->ctx,
288 CORE_SB(base, sbimstate), val);
289 }
290 }
291
292 /* leave reset and reject asserted */
293 ci->ops->write32(ci->ctx, CORE_SB(base, sbtmstatelow),
294 (SSB_TMSLOW_REJECT | SSB_TMSLOW_RESET));
295 udelay(1);
296 }
297
298 static void brcmf_chip_ai_coredisable(struct brcmf_core_priv *core,
299 u32 prereset, u32 reset)
300 {
301 struct brcmf_chip_priv *ci;
302 u32 regdata;
303
304 ci = core->chip;
305
306 /* if core is already in reset, just return */
307 regdata = ci->ops->read32(ci->ctx, core->wrapbase + BCMA_RESET_CTL);
308 if ((regdata & BCMA_RESET_CTL_RESET) != 0)
309 return;
310
311 /* configure reset */
312 ci->ops->write32(ci->ctx, core->wrapbase + BCMA_IOCTL,
313 prereset | BCMA_IOCTL_FGC | BCMA_IOCTL_CLK);
314 ci->ops->read32(ci->ctx, core->wrapbase + BCMA_IOCTL);
315
316 /* put in reset */
317 ci->ops->write32(ci->ctx, core->wrapbase + BCMA_RESET_CTL,
318 BCMA_RESET_CTL_RESET);
319 usleep_range(10, 20);
320
321 /* wait till reset is 1 */
322 SPINWAIT(ci->ops->read32(ci->ctx, core->wrapbase + BCMA_RESET_CTL) !=
323 BCMA_RESET_CTL_RESET, 300);
324
325 /* in-reset configure */
326 ci->ops->write32(ci->ctx, core->wrapbase + BCMA_IOCTL,
327 reset | BCMA_IOCTL_FGC | BCMA_IOCTL_CLK);
328 ci->ops->read32(ci->ctx, core->wrapbase + BCMA_IOCTL);
329 }
330
331 static void brcmf_chip_sb_resetcore(struct brcmf_core_priv *core, u32 prereset,
332 u32 reset, u32 postreset)
333 {
334 struct brcmf_chip_priv *ci;
335 u32 regdata;
336 u32 base;
337
338 ci = core->chip;
339 base = core->pub.base;
340 /*
341 * Must do the disable sequence first to work for
342 * arbitrary current core state.
343 */
344 brcmf_chip_sb_coredisable(core, 0, 0);
345
346 /*
347 * Now do the initialization sequence.
348 * set reset while enabling the clock and
349 * forcing them on throughout the core
350 */
351 ci->ops->write32(ci->ctx, CORE_SB(base, sbtmstatelow),
352 SSB_TMSLOW_FGC | SSB_TMSLOW_CLOCK |
353 SSB_TMSLOW_RESET);
354 regdata = ci->ops->read32(ci->ctx, CORE_SB(base, sbtmstatelow));
355 udelay(1);
356
357 /* clear any serror */
358 regdata = ci->ops->read32(ci->ctx, CORE_SB(base, sbtmstatehigh));
359 if (regdata & SSB_TMSHIGH_SERR)
360 ci->ops->write32(ci->ctx, CORE_SB(base, sbtmstatehigh), 0);
361
362 regdata = ci->ops->read32(ci->ctx, CORE_SB(base, sbimstate));
363 if (regdata & (SSB_IMSTATE_IBE | SSB_IMSTATE_TO)) {
364 regdata &= ~(SSB_IMSTATE_IBE | SSB_IMSTATE_TO);
365 ci->ops->write32(ci->ctx, CORE_SB(base, sbimstate), regdata);
366 }
367
368 /* clear reset and allow it to propagate throughout the core */
369 ci->ops->write32(ci->ctx, CORE_SB(base, sbtmstatelow),
370 SSB_TMSLOW_FGC | SSB_TMSLOW_CLOCK);
371 regdata = ci->ops->read32(ci->ctx, CORE_SB(base, sbtmstatelow));
372 udelay(1);
373
374 /* leave clock enabled */
375 ci->ops->write32(ci->ctx, CORE_SB(base, sbtmstatelow),
376 SSB_TMSLOW_CLOCK);
377 regdata = ci->ops->read32(ci->ctx, CORE_SB(base, sbtmstatelow));
378 udelay(1);
379 }
380
381 static void brcmf_chip_ai_resetcore(struct brcmf_core_priv *core, u32 prereset,
382 u32 reset, u32 postreset)
383 {
384 struct brcmf_chip_priv *ci;
385 int count;
386
387 ci = core->chip;
388
389 /* must disable first to work for arbitrary current core state */
390 brcmf_chip_ai_coredisable(core, prereset, reset);
391
392 count = 0;
393 while (ci->ops->read32(ci->ctx, core->wrapbase + BCMA_RESET_CTL) &
394 BCMA_RESET_CTL_RESET) {
395 ci->ops->write32(ci->ctx, core->wrapbase + BCMA_RESET_CTL, 0);
396 count++;
397 if (count > 50)
398 break;
399 usleep_range(40, 60);
400 }
401
402 ci->ops->write32(ci->ctx, core->wrapbase + BCMA_IOCTL,
403 postreset | BCMA_IOCTL_CLK);
404 ci->ops->read32(ci->ctx, core->wrapbase + BCMA_IOCTL);
405 }
406
407 static char *brcmf_chip_name(uint chipid, char *buf, uint len)
408 {
409 const char *fmt;
410
411 fmt = ((chipid > 0xa000) || (chipid < 0x4000)) ? "%d" : "%x";
412 snprintf(buf, len, fmt, chipid);
413 return buf;
414 }
415
416 static struct brcmf_core *brcmf_chip_add_core(struct brcmf_chip_priv *ci,
417 u16 coreid, u32 base,
418 u32 wrapbase)
419 {
420 struct brcmf_core_priv *core;
421
422 core = kzalloc(sizeof(*core), GFP_KERNEL);
423 if (!core)
424 return ERR_PTR(-ENOMEM);
425
426 core->pub.id = coreid;
427 core->pub.base = base;
428 core->chip = ci;
429 core->wrapbase = wrapbase;
430
431 list_add_tail(&core->list, &ci->cores);
432 return &core->pub;
433 }
434
435 #ifdef DEBUG
436 /* safety check for chipinfo */
437 static int brcmf_chip_cores_check(struct brcmf_chip_priv *ci)
438 {
439 struct brcmf_core_priv *core;
440 bool need_socram = false;
441 bool has_socram = false;
442 int idx = 1;
443
444 list_for_each_entry(core, &ci->cores, list) {
445 brcmf_dbg(INFO, " [%-2d] core 0x%x:%-2d base 0x%08x wrap 0x%08x\n",
446 idx++, core->pub.id, core->pub.rev, core->pub.base,
447 core->wrapbase);
448
449 switch (core->pub.id) {
450 case BCMA_CORE_ARM_CM3:
451 need_socram = true;
452 break;
453 case BCMA_CORE_INTERNAL_MEM:
454 has_socram = true;
455 break;
456 case BCMA_CORE_ARM_CR4:
457 if (ci->pub.rambase == 0) {
458 brcmf_err("RAM base not provided with ARM CR4 core\n");
459 return -ENOMEM;
460 }
461 break;
462 default:
463 break;
464 }
465 }
466
467 /* check RAM core presence for ARM CM3 core */
468 if (need_socram && !has_socram) {
469 brcmf_err("RAM core not provided with ARM CM3 core\n");
470 return -ENODEV;
471 }
472 return 0;
473 }
474 #else /* DEBUG */
475 static inline int brcmf_chip_cores_check(struct brcmf_chip_priv *ci)
476 {
477 return 0;
478 }
479 #endif
480
481 static void brcmf_chip_get_raminfo(struct brcmf_chip_priv *ci)
482 {
483 switch (ci->pub.chip) {
484 case BCM4329_CHIP_ID:
485 ci->pub.ramsize = BCM4329_RAMSIZE;
486 break;
487 case BCM43143_CHIP_ID:
488 ci->pub.ramsize = BCM43143_RAMSIZE;
489 break;
490 case BCM43241_CHIP_ID:
491 ci->pub.ramsize = 0x90000;
492 break;
493 case BCM4330_CHIP_ID:
494 ci->pub.ramsize = 0x48000;
495 break;
496 case BCM4334_CHIP_ID:
497 ci->pub.ramsize = 0x80000;
498 break;
499 case BCM4335_CHIP_ID:
500 ci->pub.ramsize = 0xc0000;
501 ci->pub.rambase = 0x180000;
502 break;
503 case BCM43362_CHIP_ID:
504 ci->pub.ramsize = 0x3c000;
505 break;
506 case BCM4339_CHIP_ID:
507 ci->pub.ramsize = 0xc0000;
508 ci->pub.rambase = 0x180000;
509 break;
510 default:
511 brcmf_err("unknown chip: %s\n", ci->pub.name);
512 break;
513 }
514 }
515
516 static u32 brcmf_chip_dmp_get_desc(struct brcmf_chip_priv *ci, u32 *eromaddr,
517 u8 *type)
518 {
519 u32 val;
520
521 /* read next descriptor */
522 val = ci->ops->read32(ci->ctx, *eromaddr);
523 *eromaddr += 4;
524
525 if (!type)
526 return val;
527
528 /* determine descriptor type */
529 *type = (val & DMP_DESC_TYPE_MSK);
530 if ((*type & ~DMP_DESC_ADDRSIZE_GT32) == DMP_DESC_ADDRESS)
531 *type = DMP_DESC_ADDRESS;
532
533 return val;
534 }
535
536 static int brcmf_chip_dmp_get_regaddr(struct brcmf_chip_priv *ci, u32 *eromaddr,
537 u32 *regbase, u32 *wrapbase)
538 {
539 u8 desc;
540 u32 val;
541 u8 mpnum = 0;
542 u8 stype, sztype, wraptype;
543
544 *regbase = 0;
545 *wrapbase = 0;
546
547 val = brcmf_chip_dmp_get_desc(ci, eromaddr, &desc);
548 if (desc == DMP_DESC_MASTER_PORT) {
549 mpnum = (val & DMP_MASTER_PORT_NUM) >> DMP_MASTER_PORT_NUM_S;
550 wraptype = DMP_SLAVE_TYPE_MWRAP;
551 } else if (desc == DMP_DESC_ADDRESS) {
552 /* revert erom address */
553 *eromaddr -= 4;
554 wraptype = DMP_SLAVE_TYPE_SWRAP;
555 } else {
556 *eromaddr -= 4;
557 return -EILSEQ;
558 }
559
560 do {
561 /* locate address descriptor */
562 do {
563 val = brcmf_chip_dmp_get_desc(ci, eromaddr, &desc);
564 /* unexpected table end */
565 if (desc == DMP_DESC_EOT) {
566 *eromaddr -= 4;
567 return -EFAULT;
568 }
569 } while (desc != DMP_DESC_ADDRESS);
570
571 /* skip upper 32-bit address descriptor */
572 if (val & DMP_DESC_ADDRSIZE_GT32)
573 brcmf_chip_dmp_get_desc(ci, eromaddr, NULL);
574
575 sztype = (val & DMP_SLAVE_SIZE_TYPE) >> DMP_SLAVE_SIZE_TYPE_S;
576
577 /* next size descriptor can be skipped */
578 if (sztype == DMP_SLAVE_SIZE_DESC) {
579 val = brcmf_chip_dmp_get_desc(ci, eromaddr, NULL);
580 /* skip upper size descriptor if present */
581 if (val & DMP_DESC_ADDRSIZE_GT32)
582 brcmf_chip_dmp_get_desc(ci, eromaddr, NULL);
583 }
584
585 /* only look for 4K register regions */
586 if (sztype != DMP_SLAVE_SIZE_4K)
587 continue;
588
589 stype = (val & DMP_SLAVE_TYPE) >> DMP_SLAVE_TYPE_S;
590
591 /* only regular slave and wrapper */
592 if (*regbase == 0 && stype == DMP_SLAVE_TYPE_SLAVE)
593 *regbase = val & DMP_SLAVE_ADDR_BASE;
594 if (*wrapbase == 0 && stype == wraptype)
595 *wrapbase = val & DMP_SLAVE_ADDR_BASE;
596 } while (*regbase == 0 || *wrapbase == 0);
597
598 return 0;
599 }
600
601 static
602 int brcmf_chip_dmp_erom_scan(struct brcmf_chip_priv *ci)
603 {
604 struct brcmf_core *core;
605 u32 eromaddr;
606 u8 desc_type = 0;
607 u32 val;
608 u16 id;
609 u8 nmp, nsp, nmw, nsw, rev;
610 u32 base, wrap;
611 int err;
612
613 eromaddr = ci->ops->read32(ci->ctx, CORE_CC_REG(SI_ENUM_BASE, eromptr));
614
615 while (desc_type != DMP_DESC_EOT) {
616 val = brcmf_chip_dmp_get_desc(ci, &eromaddr, &desc_type);
617 if (!(val & DMP_DESC_VALID))
618 continue;
619
620 if (desc_type == DMP_DESC_EMPTY)
621 continue;
622
623 /* need a component descriptor */
624 if (desc_type != DMP_DESC_COMPONENT)
625 continue;
626
627 id = (val & DMP_COMP_PARTNUM) >> DMP_COMP_PARTNUM_S;
628
629 /* next descriptor must be component as well */
630 val = brcmf_chip_dmp_get_desc(ci, &eromaddr, &desc_type);
631 if (WARN_ON((val & DMP_DESC_TYPE_MSK) != DMP_DESC_COMPONENT))
632 return -EFAULT;
633
634 /* only look at cores with master port(s) */
635 nmp = (val & DMP_COMP_NUM_MPORT) >> DMP_COMP_NUM_MPORT_S;
636 nsp = (val & DMP_COMP_NUM_SPORT) >> DMP_COMP_NUM_SPORT_S;
637 nmw = (val & DMP_COMP_NUM_MWRAP) >> DMP_COMP_NUM_MWRAP_S;
638 nsw = (val & DMP_COMP_NUM_SWRAP) >> DMP_COMP_NUM_SWRAP_S;
639 rev = (val & DMP_COMP_REVISION) >> DMP_COMP_REVISION_S;
640
641 /* need core with ports */
642 if (nmw + nsw == 0)
643 continue;
644
645 /* try to obtain register address info */
646 err = brcmf_chip_dmp_get_regaddr(ci, &eromaddr, &base, &wrap);
647 if (err)
648 continue;
649
650 /* finally a core to be added */
651 core = brcmf_chip_add_core(ci, id, base, wrap);
652 if (IS_ERR(core))
653 return PTR_ERR(core);
654
655 core->rev = rev;
656 }
657
658 return 0;
659 }
660
661 static int brcmf_chip_recognition(struct brcmf_chip_priv *ci)
662 {
663 struct brcmf_core *core;
664 u32 regdata;
665 u32 socitype;
666
667 /* Get CC core rev
668 * Chipid is assume to be at offset 0 from SI_ENUM_BASE
669 * For different chiptypes or old sdio hosts w/o chipcommon,
670 * other ways of recognition should be added here.
671 */
672 regdata = ci->ops->read32(ci->ctx, CORE_CC_REG(SI_ENUM_BASE, chipid));
673 ci->pub.chip = regdata & CID_ID_MASK;
674 ci->pub.chiprev = (regdata & CID_REV_MASK) >> CID_REV_SHIFT;
675 socitype = (regdata & CID_TYPE_MASK) >> CID_TYPE_SHIFT;
676
677 brcmf_chip_name(ci->pub.chip, ci->pub.name, sizeof(ci->pub.name));
678 brcmf_dbg(INFO, "found %s chip: BCM%s, rev=%d\n",
679 socitype == SOCI_SB ? "SB" : "AXI", ci->pub.name,
680 ci->pub.chiprev);
681
682 if (socitype == SOCI_SB) {
683 if (ci->pub.chip != BCM4329_CHIP_ID) {
684 brcmf_err("SB chip is not supported\n");
685 return -ENODEV;
686 }
687 ci->iscoreup = brcmf_chip_sb_iscoreup;
688 ci->coredisable = brcmf_chip_sb_coredisable;
689 ci->resetcore = brcmf_chip_sb_resetcore;
690
691 core = brcmf_chip_add_core(ci, BCMA_CORE_CHIPCOMMON,
692 SI_ENUM_BASE, 0);
693 brcmf_chip_sb_corerev(ci, core);
694 core = brcmf_chip_add_core(ci, BCMA_CORE_SDIO_DEV,
695 BCM4329_CORE_BUS_BASE, 0);
696 brcmf_chip_sb_corerev(ci, core);
697 core = brcmf_chip_add_core(ci, BCMA_CORE_INTERNAL_MEM,
698 BCM4329_CORE_SOCRAM_BASE, 0);
699 brcmf_chip_sb_corerev(ci, core);
700 core = brcmf_chip_add_core(ci, BCMA_CORE_ARM_CM3,
701 BCM4329_CORE_ARM_BASE, 0);
702 brcmf_chip_sb_corerev(ci, core);
703
704 core = brcmf_chip_add_core(ci, BCMA_CORE_80211, 0x18001000, 0);
705 brcmf_chip_sb_corerev(ci, core);
706 } else if (socitype == SOCI_AI) {
707 ci->iscoreup = brcmf_chip_ai_iscoreup;
708 ci->coredisable = brcmf_chip_ai_coredisable;
709 ci->resetcore = brcmf_chip_ai_resetcore;
710
711 brcmf_chip_dmp_erom_scan(ci);
712 } else {
713 brcmf_err("chip backplane type %u is not supported\n",
714 socitype);
715 return -ENODEV;
716 }
717
718 brcmf_chip_get_raminfo(ci);
719
720 return brcmf_chip_cores_check(ci);
721 }
722
723 static void brcmf_chip_disable_arm(struct brcmf_chip_priv *chip, u16 id)
724 {
725 struct brcmf_core *core;
726 struct brcmf_core_priv *cr4;
727 u32 val;
728
729
730 core = brcmf_chip_get_core(&chip->pub, id);
731 if (!core)
732 return;
733
734 switch (id) {
735 case BCMA_CORE_ARM_CM3:
736 brcmf_chip_coredisable(core, 0, 0);
737 break;
738 case BCMA_CORE_ARM_CR4:
739 cr4 = container_of(core, struct brcmf_core_priv, pub);
740
741 /* clear all IOCTL bits except HALT bit */
742 val = chip->ops->read32(chip->ctx, cr4->wrapbase + BCMA_IOCTL);
743 val &= ARMCR4_BCMA_IOCTL_CPUHALT;
744 brcmf_chip_resetcore(core, val, ARMCR4_BCMA_IOCTL_CPUHALT,
745 ARMCR4_BCMA_IOCTL_CPUHALT);
746 break;
747 default:
748 brcmf_err("unknown id: %u\n", id);
749 break;
750 }
751 }
752
753 static int brcmf_chip_setup(struct brcmf_chip_priv *chip)
754 {
755 struct brcmf_chip *pub;
756 struct brcmf_core_priv *cc;
757 u32 base;
758 u32 val;
759 int ret = 0;
760
761 pub = &chip->pub;
762 cc = list_first_entry(&chip->cores, struct brcmf_core_priv, list);
763 base = cc->pub.base;
764
765 /* get chipcommon capabilites */
766 pub->cc_caps = chip->ops->read32(chip->ctx,
767 CORE_CC_REG(base, capabilities));
768
769 /* get pmu caps & rev */
770 if (pub->cc_caps & CC_CAP_PMU) {
771 val = chip->ops->read32(chip->ctx,
772 CORE_CC_REG(base, pmucapabilities));
773 pub->pmurev = val & PCAP_REV_MASK;
774 pub->pmucaps = val;
775 }
776
777 brcmf_dbg(INFO, "ccrev=%d, pmurev=%d, pmucaps=0x%x\n",
778 cc->pub.rev, pub->pmurev, pub->pmucaps);
779
780 /* execute bus core specific setup */
781 if (chip->ops->setup)
782 ret = chip->ops->setup(chip->ctx, pub);
783
784 /*
785 * Make sure any on-chip ARM is off (in case strapping is wrong),
786 * or downloaded code was already running.
787 */
788 brcmf_chip_disable_arm(chip, BCMA_CORE_ARM_CM3);
789 brcmf_chip_disable_arm(chip, BCMA_CORE_ARM_CR4);
790 return ret;
791 }
792
793 struct brcmf_chip *brcmf_chip_attach(void *ctx,
794 const struct brcmf_buscore_ops *ops)
795 {
796 struct brcmf_chip_priv *chip;
797 int err = 0;
798
799 if (WARN_ON(!ops->read32))
800 err = -EINVAL;
801 if (WARN_ON(!ops->write32))
802 err = -EINVAL;
803 if (WARN_ON(!ops->prepare))
804 err = -EINVAL;
805 if (WARN_ON(!ops->exit_dl))
806 err = -EINVAL;
807 if (err < 0)
808 return ERR_PTR(-EINVAL);
809
810 chip = kzalloc(sizeof(*chip), GFP_KERNEL);
811 if (!chip)
812 return ERR_PTR(-ENOMEM);
813
814 INIT_LIST_HEAD(&chip->cores);
815 chip->num_cores = 0;
816 chip->ops = ops;
817 chip->ctx = ctx;
818
819 err = ops->prepare(ctx);
820 if (err < 0)
821 goto fail;
822
823 err = brcmf_chip_recognition(chip);
824 if (err < 0)
825 goto fail;
826
827 err = brcmf_chip_setup(chip);
828 if (err < 0)
829 goto fail;
830
831 return &chip->pub;
832
833 fail:
834 brcmf_chip_detach(&chip->pub);
835 return ERR_PTR(err);
836 }
837
838 void brcmf_chip_detach(struct brcmf_chip *pub)
839 {
840 struct brcmf_chip_priv *chip;
841 struct brcmf_core_priv *core;
842 struct brcmf_core_priv *tmp;
843
844 chip = container_of(pub, struct brcmf_chip_priv, pub);
845 list_for_each_entry_safe(core, tmp, &chip->cores, list) {
846 list_del(&core->list);
847 kfree(core);
848 }
849 kfree(chip);
850 }
851
852 struct brcmf_core *brcmf_chip_get_core(struct brcmf_chip *pub, u16 coreid)
853 {
854 struct brcmf_chip_priv *chip;
855 struct brcmf_core_priv *core;
856
857 chip = container_of(pub, struct brcmf_chip_priv, pub);
858 list_for_each_entry(core, &chip->cores, list)
859 if (core->pub.id == coreid)
860 return &core->pub;
861
862 return NULL;
863 }
864
865 struct brcmf_core *brcmf_chip_get_chipcommon(struct brcmf_chip *pub)
866 {
867 struct brcmf_chip_priv *chip;
868 struct brcmf_core_priv *cc;
869
870 chip = container_of(pub, struct brcmf_chip_priv, pub);
871 cc = list_first_entry(&chip->cores, struct brcmf_core_priv, list);
872 if (WARN_ON(!cc || cc->pub.id != BCMA_CORE_CHIPCOMMON))
873 return brcmf_chip_get_core(pub, BCMA_CORE_CHIPCOMMON);
874 return &cc->pub;
875 }
876
877 bool brcmf_chip_iscoreup(struct brcmf_core *pub)
878 {
879 struct brcmf_core_priv *core;
880
881 core = container_of(pub, struct brcmf_core_priv, pub);
882 return core->chip->iscoreup(core);
883 }
884
885 void brcmf_chip_coredisable(struct brcmf_core *pub, u32 prereset, u32 reset)
886 {
887 struct brcmf_core_priv *core;
888
889 core = container_of(pub, struct brcmf_core_priv, pub);
890 core->chip->coredisable(core, prereset, reset);
891 }
892
893 void brcmf_chip_resetcore(struct brcmf_core *pub, u32 prereset, u32 reset,
894 u32 postreset)
895 {
896 struct brcmf_core_priv *core;
897
898 core = container_of(pub, struct brcmf_core_priv, pub);
899 core->chip->resetcore(core, prereset, reset, postreset);
900 }
901
902 static void
903 brcmf_chip_cm3_enterdl(struct brcmf_chip_priv *chip)
904 {
905 struct brcmf_core *core;
906
907 brcmf_chip_disable_arm(chip, BCMA_CORE_ARM_CM3);
908 core = brcmf_chip_get_core(&chip->pub, BCMA_CORE_80211);
909 brcmf_chip_resetcore(core, D11_BCMA_IOCTL_PHYRESET |
910 D11_BCMA_IOCTL_PHYCLOCKEN,
911 D11_BCMA_IOCTL_PHYCLOCKEN,
912 D11_BCMA_IOCTL_PHYCLOCKEN);
913 core = brcmf_chip_get_core(&chip->pub, BCMA_CORE_INTERNAL_MEM);
914 brcmf_chip_resetcore(core, 0, 0, 0);
915 }
916
917 static bool brcmf_chip_cm3_exitdl(struct brcmf_chip_priv *chip)
918 {
919 struct brcmf_core *core;
920
921 core = brcmf_chip_get_core(&chip->pub, BCMA_CORE_INTERNAL_MEM);
922 if (!brcmf_chip_iscoreup(core)) {
923 brcmf_err("SOCRAM core is down after reset?\n");
924 return false;
925 }
926
927 chip->ops->exit_dl(chip->ctx, &chip->pub, 0);
928
929 core = brcmf_chip_get_core(&chip->pub, BCMA_CORE_ARM_CM3);
930 brcmf_chip_resetcore(core, 0, 0, 0);
931
932 return true;
933 }
934
935 static inline void
936 brcmf_chip_cr4_enterdl(struct brcmf_chip_priv *chip)
937 {
938 struct brcmf_core *core;
939
940 brcmf_chip_disable_arm(chip, BCMA_CORE_ARM_CR4);
941
942 core = brcmf_chip_get_core(&chip->pub, BCMA_CORE_80211);
943 brcmf_chip_resetcore(core, D11_BCMA_IOCTL_PHYRESET |
944 D11_BCMA_IOCTL_PHYCLOCKEN,
945 D11_BCMA_IOCTL_PHYCLOCKEN,
946 D11_BCMA_IOCTL_PHYCLOCKEN);
947 }
948
949 static bool brcmf_chip_cr4_exitdl(struct brcmf_chip_priv *chip, u32 rstvec)
950 {
951 struct brcmf_core *core;
952
953 chip->ops->exit_dl(chip->ctx, &chip->pub, rstvec);
954
955 /* restore ARM */
956 core = brcmf_chip_get_core(&chip->pub, BCMA_CORE_ARM_CR4);
957 brcmf_chip_resetcore(core, ARMCR4_BCMA_IOCTL_CPUHALT, 0, 0);
958
959 return true;
960 }
961
962 void brcmf_chip_enter_download(struct brcmf_chip *pub)
963 {
964 struct brcmf_chip_priv *chip;
965 struct brcmf_core *arm;
966
967 brcmf_dbg(TRACE, "Enter\n");
968
969 chip = container_of(pub, struct brcmf_chip_priv, pub);
970 arm = brcmf_chip_get_core(pub, BCMA_CORE_ARM_CR4);
971 if (arm) {
972 brcmf_chip_cr4_enterdl(chip);
973 return;
974 }
975
976 brcmf_chip_cm3_enterdl(chip);
977 }
978
979 bool brcmf_chip_exit_download(struct brcmf_chip *pub, u32 rstvec)
980 {
981 struct brcmf_chip_priv *chip;
982 struct brcmf_core *arm;
983
984 brcmf_dbg(TRACE, "Enter\n");
985
986 chip = container_of(pub, struct brcmf_chip_priv, pub);
987 arm = brcmf_chip_get_core(pub, BCMA_CORE_ARM_CR4);
988 if (arm)
989 return brcmf_chip_cr4_exitdl(chip, rstvec);
990
991 return brcmf_chip_cm3_exitdl(chip);
992 }
993
994 bool brcmf_chip_sr_capable(struct brcmf_chip *pub)
995 {
996 u32 base, addr, reg, pmu_cc3_mask = ~0;
997 struct brcmf_chip_priv *chip;
998
999 brcmf_dbg(TRACE, "Enter\n");
1000
1001 /* old chips with PMU version less than 17 don't support save restore */
1002 if (pub->pmurev < 17)
1003 return false;
1004
1005 base = brcmf_chip_get_chipcommon(pub)->base;
1006 chip = container_of(pub, struct brcmf_chip_priv, pub);
1007
1008 switch (pub->chip) {
1009 case BCM43241_CHIP_ID:
1010 case BCM4335_CHIP_ID:
1011 case BCM4339_CHIP_ID:
1012 /* read PMU chipcontrol register 3 */
1013 addr = CORE_CC_REG(base, chipcontrol_addr);
1014 chip->ops->write32(chip->ctx, addr, 3);
1015 addr = CORE_CC_REG(base, chipcontrol_data);
1016 reg = chip->ops->read32(chip->ctx, addr);
1017 return (reg & pmu_cc3_mask) != 0;
1018 default:
1019 addr = CORE_CC_REG(base, pmucapabilities_ext);
1020 reg = chip->ops->read32(chip->ctx, addr);
1021 if ((reg & PCAPEXT_SR_SUPPORTED_MASK) == 0)
1022 return false;
1023
1024 addr = CORE_CC_REG(base, retention_ctl);
1025 reg = chip->ops->read32(chip->ctx, addr);
1026 return (reg & (PMU_RCTL_MACPHY_DISABLE_MASK |
1027 PMU_RCTL_LOGIC_DISABLE_MASK)) == 0;
1028 }
1029 }
(deprecated) Btrfs devel tree