?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
V4L/DVB (13998): gscpa_ov519: Fix 320x240 on ov519 + ov7648
[linux-2.6/btrfs-unstable.git] / drivers / media / video / ov772x.c
blob3a45e945a528c6fdf63b3c4c72626493f6ab5a4b
1 /*
2 * ov772x Camera Driver
3 *
4 * Copyright (C) 2008 Renesas Solutions Corp.
5 * Kuninori Morimoto <morimoto.kuninori@renesas.com>
6 *
7 * Based on ov7670 and soc_camera_platform driver,
8 *
9 * Copyright 2006-7 Jonathan Corbet <corbet@lwn.net>
10 * Copyright (C) 2008 Magnus Damm
11 * Copyright (C) 2008, Guennadi Liakhovetski <kernel@pengutronix.de>
12 *
13 * This program is free software; you can redistribute it and/or modify
14 * it under the terms of the GNU General Public License version 2 as
15 * published by the Free Software Foundation.
16 */
17
18 #include <linux/init.h>
19 #include <linux/module.h>
20 #include <linux/i2c.h>
21 #include <linux/slab.h>
22 #include <linux/delay.h>
23 #include <linux/videodev2.h>
24 #include <media/v4l2-chip-ident.h>
25 #include <media/v4l2-subdev.h>
26 #include <media/soc_camera.h>
27 #include <media/soc_mediabus.h>
28 #include <media/ov772x.h>
29
30 /*
31 * register offset
32 */
33 #define GAIN 0x00 /* AGC - Gain control gain setting */
34 #define BLUE 0x01 /* AWB - Blue channel gain setting */
35 #define RED 0x02 /* AWB - Red channel gain setting */
36 #define GREEN 0x03 /* AWB - Green channel gain setting */
37 #define COM1 0x04 /* Common control 1 */
38 #define BAVG 0x05 /* U/B Average Level */
39 #define GAVG 0x06 /* Y/Gb Average Level */
40 #define RAVG 0x07 /* V/R Average Level */
41 #define AECH 0x08 /* Exposure Value - AEC MSBs */
42 #define COM2 0x09 /* Common control 2 */
43 #define PID 0x0A /* Product ID Number MSB */
44 #define VER 0x0B /* Product ID Number LSB */
45 #define COM3 0x0C /* Common control 3 */
46 #define COM4 0x0D /* Common control 4 */
47 #define COM5 0x0E /* Common control 5 */
48 #define COM6 0x0F /* Common control 6 */
49 #define AEC 0x10 /* Exposure Value */
50 #define CLKRC 0x11 /* Internal clock */
51 #define COM7 0x12 /* Common control 7 */
52 #define COM8 0x13 /* Common control 8 */
53 #define COM9 0x14 /* Common control 9 */
54 #define COM10 0x15 /* Common control 10 */
55 #define REG16 0x16 /* Register 16 */
56 #define HSTART 0x17 /* Horizontal sensor size */
57 #define HSIZE 0x18 /* Horizontal frame (HREF column) end high 8-bit */
58 #define VSTART 0x19 /* Vertical frame (row) start high 8-bit */
59 #define VSIZE 0x1A /* Vertical sensor size */
60 #define PSHFT 0x1B /* Data format - pixel delay select */
61 #define MIDH 0x1C /* Manufacturer ID byte - high */
62 #define MIDL 0x1D /* Manufacturer ID byte - low */
63 #define LAEC 0x1F /* Fine AEC value */
64 #define COM11 0x20 /* Common control 11 */
65 #define BDBASE 0x22 /* Banding filter Minimum AEC value */
66 #define DBSTEP 0x23 /* Banding filter Maximum Setp */
67 #define AEW 0x24 /* AGC/AEC - Stable operating region (upper limit) */
68 #define AEB 0x25 /* AGC/AEC - Stable operating region (lower limit) */
69 #define VPT 0x26 /* AGC/AEC Fast mode operating region */
70 #define REG28 0x28 /* Register 28 */
71 #define HOUTSIZE 0x29 /* Horizontal data output size MSBs */
72 #define EXHCH 0x2A /* Dummy pixel insert MSB */
73 #define EXHCL 0x2B /* Dummy pixel insert LSB */
74 #define VOUTSIZE 0x2C /* Vertical data output size MSBs */
75 #define ADVFL 0x2D /* LSB of insert dummy lines in Vertical direction */
76 #define ADVFH 0x2E /* MSG of insert dummy lines in Vertical direction */
77 #define YAVE 0x2F /* Y/G Channel Average value */
78 #define LUMHTH 0x30 /* Histogram AEC/AGC Luminance high level threshold */
79 #define LUMLTH 0x31 /* Histogram AEC/AGC Luminance low level threshold */
80 #define HREF 0x32 /* Image start and size control */
81 #define DM_LNL 0x33 /* Dummy line low 8 bits */
82 #define DM_LNH 0x34 /* Dummy line high 8 bits */
83 #define ADOFF_B 0x35 /* AD offset compensation value for B channel */
84 #define ADOFF_R 0x36 /* AD offset compensation value for R channel */
85 #define ADOFF_GB 0x37 /* AD offset compensation value for Gb channel */
86 #define ADOFF_GR 0x38 /* AD offset compensation value for Gr channel */
87 #define OFF_B 0x39 /* Analog process B channel offset value */
88 #define OFF_R 0x3A /* Analog process R channel offset value */
89 #define OFF_GB 0x3B /* Analog process Gb channel offset value */
90 #define OFF_GR 0x3C /* Analog process Gr channel offset value */
91 #define COM12 0x3D /* Common control 12 */
92 #define COM13 0x3E /* Common control 13 */
93 #define COM14 0x3F /* Common control 14 */
94 #define COM15 0x40 /* Common control 15*/
95 #define COM16 0x41 /* Common control 16 */
96 #define TGT_B 0x42 /* BLC blue channel target value */
97 #define TGT_R 0x43 /* BLC red channel target value */
98 #define TGT_GB 0x44 /* BLC Gb channel target value */
99 #define TGT_GR 0x45 /* BLC Gr channel target value */
100 /* for ov7720 */
101 #define LCC0 0x46 /* Lens correction control 0 */
102 #define LCC1 0x47 /* Lens correction option 1 - X coordinate */
103 #define LCC2 0x48 /* Lens correction option 2 - Y coordinate */
104 #define LCC3 0x49 /* Lens correction option 3 */
105 #define LCC4 0x4A /* Lens correction option 4 - radius of the circular */
106 #define LCC5 0x4B /* Lens correction option 5 */
107 #define LCC6 0x4C /* Lens correction option 6 */
108 /* for ov7725 */
109 #define LC_CTR 0x46 /* Lens correction control */
110 #define LC_XC 0x47 /* X coordinate of lens correction center relative */
111 #define LC_YC 0x48 /* Y coordinate of lens correction center relative */
112 #define LC_COEF 0x49 /* Lens correction coefficient */
113 #define LC_RADI 0x4A /* Lens correction radius */
114 #define LC_COEFB 0x4B /* Lens B channel compensation coefficient */
115 #define LC_COEFR 0x4C /* Lens R channel compensation coefficient */
116
117 #define FIXGAIN 0x4D /* Analog fix gain amplifer */
118 #define AREF0 0x4E /* Sensor reference control */
119 #define AREF1 0x4F /* Sensor reference current control */
120 #define AREF2 0x50 /* Analog reference control */
121 #define AREF3 0x51 /* ADC reference control */
122 #define AREF4 0x52 /* ADC reference control */
123 #define AREF5 0x53 /* ADC reference control */
124 #define AREF6 0x54 /* Analog reference control */
125 #define AREF7 0x55 /* Analog reference control */
126 #define UFIX 0x60 /* U channel fixed value output */
127 #define VFIX 0x61 /* V channel fixed value output */
128 #define AWBB_BLK 0x62 /* AWB option for advanced AWB */
129 #define AWB_CTRL0 0x63 /* AWB control byte 0 */
130 #define DSP_CTRL1 0x64 /* DSP control byte 1 */
131 #define DSP_CTRL2 0x65 /* DSP control byte 2 */
132 #define DSP_CTRL3 0x66 /* DSP control byte 3 */
133 #define DSP_CTRL4 0x67 /* DSP control byte 4 */
134 #define AWB_BIAS 0x68 /* AWB BLC level clip */
135 #define AWB_CTRL1 0x69 /* AWB control 1 */
136 #define AWB_CTRL2 0x6A /* AWB control 2 */
137 #define AWB_CTRL3 0x6B /* AWB control 3 */
138 #define AWB_CTRL4 0x6C /* AWB control 4 */
139 #define AWB_CTRL5 0x6D /* AWB control 5 */
140 #define AWB_CTRL6 0x6E /* AWB control 6 */
141 #define AWB_CTRL7 0x6F /* AWB control 7 */
142 #define AWB_CTRL8 0x70 /* AWB control 8 */
143 #define AWB_CTRL9 0x71 /* AWB control 9 */
144 #define AWB_CTRL10 0x72 /* AWB control 10 */
145 #define AWB_CTRL11 0x73 /* AWB control 11 */
146 #define AWB_CTRL12 0x74 /* AWB control 12 */
147 #define AWB_CTRL13 0x75 /* AWB control 13 */
148 #define AWB_CTRL14 0x76 /* AWB control 14 */
149 #define AWB_CTRL15 0x77 /* AWB control 15 */
150 #define AWB_CTRL16 0x78 /* AWB control 16 */
151 #define AWB_CTRL17 0x79 /* AWB control 17 */
152 #define AWB_CTRL18 0x7A /* AWB control 18 */
153 #define AWB_CTRL19 0x7B /* AWB control 19 */
154 #define AWB_CTRL20 0x7C /* AWB control 20 */
155 #define AWB_CTRL21 0x7D /* AWB control 21 */
156 #define GAM1 0x7E /* Gamma Curve 1st segment input end point */
157 #define GAM2 0x7F /* Gamma Curve 2nd segment input end point */
158 #define GAM3 0x80 /* Gamma Curve 3rd segment input end point */
159 #define GAM4 0x81 /* Gamma Curve 4th segment input end point */
160 #define GAM5 0x82 /* Gamma Curve 5th segment input end point */
161 #define GAM6 0x83 /* Gamma Curve 6th segment input end point */
162 #define GAM7 0x84 /* Gamma Curve 7th segment input end point */
163 #define GAM8 0x85 /* Gamma Curve 8th segment input end point */
164 #define GAM9 0x86 /* Gamma Curve 9th segment input end point */
165 #define GAM10 0x87 /* Gamma Curve 10th segment input end point */
166 #define GAM11 0x88 /* Gamma Curve 11th segment input end point */
167 #define GAM12 0x89 /* Gamma Curve 12th segment input end point */
168 #define GAM13 0x8A /* Gamma Curve 13th segment input end point */
169 #define GAM14 0x8B /* Gamma Curve 14th segment input end point */
170 #define GAM15 0x8C /* Gamma Curve 15th segment input end point */
171 #define SLOP 0x8D /* Gamma curve highest segment slope */
172 #define DNSTH 0x8E /* De-noise threshold */
173 #define EDGE_STRNGT 0x8F /* Edge strength control when manual mode */
174 #define EDGE_TRSHLD 0x90 /* Edge threshold control when manual mode */
175 #define DNSOFF 0x91 /* Auto De-noise threshold control */
176 #define EDGE_UPPER 0x92 /* Edge strength upper limit when Auto mode */
177 #define EDGE_LOWER 0x93 /* Edge strength lower limit when Auto mode */
178 #define MTX1 0x94 /* Matrix coefficient 1 */
179 #define MTX2 0x95 /* Matrix coefficient 2 */
180 #define MTX3 0x96 /* Matrix coefficient 3 */
181 #define MTX4 0x97 /* Matrix coefficient 4 */
182 #define MTX5 0x98 /* Matrix coefficient 5 */
183 #define MTX6 0x99 /* Matrix coefficient 6 */
184 #define MTX_CTRL 0x9A /* Matrix control */
185 #define BRIGHT 0x9B /* Brightness control */
186 #define CNTRST 0x9C /* Contrast contrast */
187 #define CNTRST_CTRL 0x9D /* Contrast contrast center */
188 #define UVAD_J0 0x9E /* Auto UV adjust contrast 0 */
189 #define UVAD_J1 0x9F /* Auto UV adjust contrast 1 */
190 #define SCAL0 0xA0 /* Scaling control 0 */
191 #define SCAL1 0xA1 /* Scaling control 1 */
192 #define SCAL2 0xA2 /* Scaling control 2 */
193 #define FIFODLYM 0xA3 /* FIFO manual mode delay control */
194 #define FIFODLYA 0xA4 /* FIFO auto mode delay control */
195 #define SDE 0xA6 /* Special digital effect control */
196 #define USAT 0xA7 /* U component saturation control */
197 #define VSAT 0xA8 /* V component saturation control */
198 /* for ov7720 */
199 #define HUE0 0xA9 /* Hue control 0 */
200 #define HUE1 0xAA /* Hue control 1 */
201 /* for ov7725 */
202 #define HUECOS 0xA9 /* Cosine value */
203 #define HUESIN 0xAA /* Sine value */
204
205 #define SIGN 0xAB /* Sign bit for Hue and contrast */
206 #define DSPAUTO 0xAC /* DSP auto function ON/OFF control */
207
208 /*
209 * register detail
210 */
211
212 /* COM2 */
213 #define SOFT_SLEEP_MODE 0x10 /* Soft sleep mode */
214 /* Output drive capability */
215 #define OCAP_1x 0x00 /* 1x */
216 #define OCAP_2x 0x01 /* 2x */
217 #define OCAP_3x 0x02 /* 3x */
218 #define OCAP_4x 0x03 /* 4x */
219
220 /* COM3 */
221 #define SWAP_MASK (SWAP_RGB | SWAP_YUV | SWAP_ML)
222 #define IMG_MASK (VFLIP_IMG | HFLIP_IMG)
223
224 #define VFLIP_IMG 0x80 /* Vertical flip image ON/OFF selection */
225 #define HFLIP_IMG 0x40 /* Horizontal mirror image ON/OFF selection */
226 #define SWAP_RGB 0x20 /* Swap B/R output sequence in RGB mode */
227 #define SWAP_YUV 0x10 /* Swap Y/UV output sequence in YUV mode */
228 #define SWAP_ML 0x08 /* Swap output MSB/LSB */
229 /* Tri-state option for output clock */
230 #define NOTRI_CLOCK 0x04 /* 0: Tri-state at this period */
231 /* 1: No tri-state at this period */
232 /* Tri-state option for output data */
233 #define NOTRI_DATA 0x02 /* 0: Tri-state at this period */
234 /* 1: No tri-state at this period */
235 #define SCOLOR_TEST 0x01 /* Sensor color bar test pattern */
236
237 /* COM4 */
238 /* PLL frequency control */
239 #define PLL_BYPASS 0x00 /* 00: Bypass PLL */
240 #define PLL_4x 0x40 /* 01: PLL 4x */
241 #define PLL_6x 0x80 /* 10: PLL 6x */
242 #define PLL_8x 0xc0 /* 11: PLL 8x */
243 /* AEC evaluate window */
244 #define AEC_FULL 0x00 /* 00: Full window */
245 #define AEC_1p2 0x10 /* 01: 1/2 window */
246 #define AEC_1p4 0x20 /* 10: 1/4 window */
247 #define AEC_2p3 0x30 /* 11: Low 2/3 window */
248
249 /* COM5 */
250 #define AFR_ON_OFF 0x80 /* Auto frame rate control ON/OFF selection */
251 #define AFR_SPPED 0x40 /* Auto frame rate control speed selection */
252 /* Auto frame rate max rate control */
253 #define AFR_NO_RATE 0x00 /* No reduction of frame rate */
254 #define AFR_1p2 0x10 /* Max reduction to 1/2 frame rate */
255 #define AFR_1p4 0x20 /* Max reduction to 1/4 frame rate */
256 #define AFR_1p8 0x30 /* Max reduction to 1/8 frame rate */
257 /* Auto frame rate active point control */
258 #define AF_2x 0x00 /* Add frame when AGC reaches 2x gain */
259 #define AF_4x 0x04 /* Add frame when AGC reaches 4x gain */
260 #define AF_8x 0x08 /* Add frame when AGC reaches 8x gain */
261 #define AF_16x 0x0c /* Add frame when AGC reaches 16x gain */
262 /* AEC max step control */
263 #define AEC_NO_LIMIT 0x01 /* 0 : AEC incease step has limit */
264 /* 1 : No limit to AEC increase step */
265
266 /* COM7 */
267 /* SCCB Register Reset */
268 #define SCCB_RESET 0x80 /* 0 : No change */
269 /* 1 : Resets all registers to default */
270 /* Resolution selection */
271 #define SLCT_MASK 0x40 /* Mask of VGA or QVGA */
272 #define SLCT_VGA 0x00 /* 0 : VGA */
273 #define SLCT_QVGA 0x40 /* 1 : QVGA */
274 #define ITU656_ON_OFF 0x20 /* ITU656 protocol ON/OFF selection */
275 /* RGB output format control */
276 #define FMT_MASK 0x0c /* Mask of color format */
277 #define FMT_GBR422 0x00 /* 00 : GBR 4:2:2 */
278 #define FMT_RGB565 0x04 /* 01 : RGB 565 */
279 #define FMT_RGB555 0x08 /* 10 : RGB 555 */
280 #define FMT_RGB444 0x0c /* 11 : RGB 444 */
281 /* Output format control */
282 #define OFMT_MASK 0x03 /* Mask of output format */
283 #define OFMT_YUV 0x00 /* 00 : YUV */
284 #define OFMT_P_BRAW 0x01 /* 01 : Processed Bayer RAW */
285 #define OFMT_RGB 0x02 /* 10 : RGB */
286 #define OFMT_BRAW 0x03 /* 11 : Bayer RAW */
287
288 /* COM8 */
289 #define FAST_ALGO 0x80 /* Enable fast AGC/AEC algorithm */
290 /* AEC Setp size limit */
291 #define UNLMT_STEP 0x40 /* 0 : Step size is limited */
292 /* 1 : Unlimited step size */
293 #define BNDF_ON_OFF 0x20 /* Banding filter ON/OFF */
294 #define AEC_BND 0x10 /* Enable AEC below banding value */
295 #define AEC_ON_OFF 0x08 /* Fine AEC ON/OFF control */
296 #define AGC_ON 0x04 /* AGC Enable */
297 #define AWB_ON 0x02 /* AWB Enable */
298 #define AEC_ON 0x01 /* AEC Enable */
299
300 /* COM9 */
301 #define BASE_AECAGC 0x80 /* Histogram or average based AEC/AGC */
302 /* Automatic gain ceiling - maximum AGC value */
303 #define GAIN_2x 0x00 /* 000 : 2x */
304 #define GAIN_4x 0x10 /* 001 : 4x */
305 #define GAIN_8x 0x20 /* 010 : 8x */
306 #define GAIN_16x 0x30 /* 011 : 16x */
307 #define GAIN_32x 0x40 /* 100 : 32x */
308 #define GAIN_64x 0x50 /* 101 : 64x */
309 #define GAIN_128x 0x60 /* 110 : 128x */
310 #define DROP_VSYNC 0x04 /* Drop VSYNC output of corrupt frame */
311 #define DROP_HREF 0x02 /* Drop HREF output of corrupt frame */
312
313 /* COM11 */
314 #define SGLF_ON_OFF 0x02 /* Single frame ON/OFF selection */
315 #define SGLF_TRIG 0x01 /* Single frame transfer trigger */
316
317 /* EXHCH */
318 #define VSIZE_LSB 0x04 /* Vertical data output size LSB */
319
320 /* DSP_CTRL1 */
321 #define FIFO_ON 0x80 /* FIFO enable/disable selection */
322 #define UV_ON_OFF 0x40 /* UV adjust function ON/OFF selection */
323 #define YUV444_2_422 0x20 /* YUV444 to 422 UV channel option selection */
324 #define CLR_MTRX_ON_OFF 0x10 /* Color matrix ON/OFF selection */
325 #define INTPLT_ON_OFF 0x08 /* Interpolation ON/OFF selection */
326 #define GMM_ON_OFF 0x04 /* Gamma function ON/OFF selection */
327 #define AUTO_BLK_ON_OFF 0x02 /* Black defect auto correction ON/OFF */
328 #define AUTO_WHT_ON_OFF 0x01 /* White define auto correction ON/OFF */
329
330 /* DSP_CTRL3 */
331 #define UV_MASK 0x80 /* UV output sequence option */
332 #define UV_ON 0x80 /* ON */
333 #define UV_OFF 0x00 /* OFF */
334 #define CBAR_MASK 0x20 /* DSP Color bar mask */
335 #define CBAR_ON 0x20 /* ON */
336 #define CBAR_OFF 0x00 /* OFF */
337
338 /* HSTART */
339 #define HST_VGA 0x23
340 #define HST_QVGA 0x3F
341
342 /* HSIZE */
343 #define HSZ_VGA 0xA0
344 #define HSZ_QVGA 0x50
345
346 /* VSTART */
347 #define VST_VGA 0x07
348 #define VST_QVGA 0x03
349
350 /* VSIZE */
351 #define VSZ_VGA 0xF0
352 #define VSZ_QVGA 0x78
353
354 /* HOUTSIZE */
355 #define HOSZ_VGA 0xA0
356 #define HOSZ_QVGA 0x50
357
358 /* VOUTSIZE */
359 #define VOSZ_VGA 0xF0
360 #define VOSZ_QVGA 0x78
361
362 /* DSPAUTO (DSP Auto Function ON/OFF Control) */
363 #define AWB_ACTRL 0x80 /* AWB auto threshold control */
364 #define DENOISE_ACTRL 0x40 /* De-noise auto threshold control */
365 #define EDGE_ACTRL 0x20 /* Edge enhancement auto strength control */
366 #define UV_ACTRL 0x10 /* UV adjust auto slope control */
367 #define SCAL0_ACTRL 0x08 /* Auto scaling factor control */
368 #define SCAL1_2_ACTRL 0x04 /* Auto scaling factor control */
369
370 /*
371 * ID
372 */
373 #define OV7720 0x7720
374 #define OV7725 0x7721
375 #define VERSION(pid, ver) ((pid<<8)|(ver&0xFF))
376
377 /*
378 * struct
379 */
380 struct regval_list {
381 unsigned char reg_num;
382 unsigned char value;
383 };
384
385 struct ov772x_color_format {
386 enum v4l2_mbus_pixelcode code;
387 enum v4l2_colorspace colorspace;
388 u8 dsp3;
389 u8 com3;
390 u8 com7;
391 };
392
393 struct ov772x_win_size {
394 char *name;
395 __u32 width;
396 __u32 height;
397 unsigned char com7_bit;
398 const struct regval_list *regs;
399 };
400
401 struct ov772x_priv {
402 struct v4l2_subdev subdev;
403 struct ov772x_camera_info *info;
404 const struct ov772x_color_format *cfmt;
405 const struct ov772x_win_size *win;
406 int model;
407 unsigned short flag_vflip:1;
408 unsigned short flag_hflip:1;
409 /* band_filter = COM8[5] ? 256 - BDBASE : 0 */
410 unsigned short band_filter;
411 };
412
413 #define ENDMARKER { 0xff, 0xff }
414
415 /*
416 * register setting for window size
417 */
418 static const struct regval_list ov772x_qvga_regs[] = {
419 { HSTART, HST_QVGA },
420 { HSIZE, HSZ_QVGA },
421 { VSTART, VST_QVGA },
422 { VSIZE, VSZ_QVGA },
423 { HOUTSIZE, HOSZ_QVGA },
424 { VOUTSIZE, VOSZ_QVGA },
425 ENDMARKER,
426 };
427
428 static const struct regval_list ov772x_vga_regs[] = {
429 { HSTART, HST_VGA },
430 { HSIZE, HSZ_VGA },
431 { VSTART, VST_VGA },
432 { VSIZE, VSZ_VGA },
433 { HOUTSIZE, HOSZ_VGA },
434 { VOUTSIZE, VOSZ_VGA },
435 ENDMARKER,
436 };
437
438 /*
439 * supported color format list
440 */
441 static const struct ov772x_color_format ov772x_cfmts[] = {
442 {
443 .code = V4L2_MBUS_FMT_YUYV8_2X8_LE,
444 .colorspace = V4L2_COLORSPACE_JPEG,
445 .dsp3 = 0x0,
446 .com3 = SWAP_YUV,
447 .com7 = OFMT_YUV,
448 },
449 {
450 .code = V4L2_MBUS_FMT_YVYU8_2X8_LE,
451 .colorspace = V4L2_COLORSPACE_JPEG,
452 .dsp3 = UV_ON,
453 .com3 = SWAP_YUV,
454 .com7 = OFMT_YUV,
455 },
456 {
457 .code = V4L2_MBUS_FMT_YUYV8_2X8_BE,
458 .colorspace = V4L2_COLORSPACE_JPEG,
459 .dsp3 = 0x0,
460 .com3 = 0x0,
461 .com7 = OFMT_YUV,
462 },
463 {
464 .code = V4L2_MBUS_FMT_RGB555_2X8_PADHI_LE,
465 .colorspace = V4L2_COLORSPACE_SRGB,
466 .dsp3 = 0x0,
467 .com3 = SWAP_RGB,
468 .com7 = FMT_RGB555 | OFMT_RGB,
469 },
470 {
471 .code = V4L2_MBUS_FMT_RGB555_2X8_PADHI_BE,
472 .colorspace = V4L2_COLORSPACE_SRGB,
473 .dsp3 = 0x0,
474 .com3 = 0x0,
475 .com7 = FMT_RGB555 | OFMT_RGB,
476 },
477 {
478 .code = V4L2_MBUS_FMT_RGB565_2X8_LE,
479 .colorspace = V4L2_COLORSPACE_SRGB,
480 .dsp3 = 0x0,
481 .com3 = SWAP_RGB,
482 .com7 = FMT_RGB565 | OFMT_RGB,
483 },
484 {
485 .code = V4L2_MBUS_FMT_RGB565_2X8_BE,
486 .colorspace = V4L2_COLORSPACE_SRGB,
487 .dsp3 = 0x0,
488 .com3 = 0x0,
489 .com7 = FMT_RGB565 | OFMT_RGB,
490 },
491 };
492
493
494 /*
495 * window size list
496 */
497 #define VGA_WIDTH 640
498 #define VGA_HEIGHT 480
499 #define QVGA_WIDTH 320
500 #define QVGA_HEIGHT 240
501 #define MAX_WIDTH VGA_WIDTH
502 #define MAX_HEIGHT VGA_HEIGHT
503
504 static const struct ov772x_win_size ov772x_win_vga = {
505 .name = "VGA",
506 .width = VGA_WIDTH,
507 .height = VGA_HEIGHT,
508 .com7_bit = SLCT_VGA,
509 .regs = ov772x_vga_regs,
510 };
511
512 static const struct ov772x_win_size ov772x_win_qvga = {
513 .name = "QVGA",
514 .width = QVGA_WIDTH,
515 .height = QVGA_HEIGHT,
516 .com7_bit = SLCT_QVGA,
517 .regs = ov772x_qvga_regs,
518 };
519
520 static const struct v4l2_queryctrl ov772x_controls[] = {
521 {
522 .id = V4L2_CID_VFLIP,
523 .type = V4L2_CTRL_TYPE_BOOLEAN,
524 .name = "Flip Vertically",
525 .minimum = 0,
526 .maximum = 1,
527 .step = 1,
528 .default_value = 0,
529 },
530 {
531 .id = V4L2_CID_HFLIP,
532 .type = V4L2_CTRL_TYPE_BOOLEAN,
533 .name = "Flip Horizontally",
534 .minimum = 0,
535 .maximum = 1,
536 .step = 1,
537 .default_value = 0,
538 },
539 {
540 .id = V4L2_CID_BAND_STOP_FILTER,
541 .type = V4L2_CTRL_TYPE_INTEGER,
542 .name = "Band-stop filter",
543 .minimum = 0,
544 .maximum = 256,
545 .step = 1,
546 .default_value = 0,
547 },
548 };
549
550
551 /*
552 * general function
553 */
554
555 static struct ov772x_priv *to_ov772x(const struct i2c_client *client)
556 {
557 return container_of(i2c_get_clientdata(client), struct ov772x_priv,
558 subdev);
559 }
560
561 static int ov772x_write_array(struct i2c_client *client,
562 const struct regval_list *vals)
563 {
564 while (vals->reg_num != 0xff) {
565 int ret = i2c_smbus_write_byte_data(client,
566 vals->reg_num,
567 vals->value);
568 if (ret < 0)
569 return ret;
570 vals++;
571 }
572 return 0;
573 }
574
575 static int ov772x_mask_set(struct i2c_client *client,
576 u8 command,
577 u8 mask,
578 u8 set)
579 {
580 s32 val = i2c_smbus_read_byte_data(client, command);
581 if (val < 0)
582 return val;
583
584 val &= ~mask;
585 val |= set & mask;
586
587 return i2c_smbus_write_byte_data(client, command, val);
588 }
589
590 static int ov772x_reset(struct i2c_client *client)
591 {
592 int ret = i2c_smbus_write_byte_data(client, COM7, SCCB_RESET);
593 msleep(1);
594 return ret;
595 }
596
597 /*
598 * soc_camera_ops function
599 */
600
601 static int ov772x_s_stream(struct v4l2_subdev *sd, int enable)
602 {
603 struct i2c_client *client = sd->priv;
604 struct ov772x_priv *priv = to_ov772x(client);
605
606 if (!enable) {
607 ov772x_mask_set(client, COM2, SOFT_SLEEP_MODE, SOFT_SLEEP_MODE);
608 return 0;
609 }
610
611 if (!priv->win || !priv->cfmt) {
612 dev_err(&client->dev, "norm or win select error\n");
613 return -EPERM;
614 }
615
616 ov772x_mask_set(client, COM2, SOFT_SLEEP_MODE, 0);
617
618 dev_dbg(&client->dev, "format %d, win %s\n",
619 priv->cfmt->code, priv->win->name);
620
621 return 0;
622 }
623
624 static int ov772x_set_bus_param(struct soc_camera_device *icd,
625 unsigned long flags)
626 {
627 return 0;
628 }
629
630 static unsigned long ov772x_query_bus_param(struct soc_camera_device *icd)
631 {
632 struct i2c_client *client = to_i2c_client(to_soc_camera_control(icd));
633 struct ov772x_priv *priv = i2c_get_clientdata(client);
634 struct soc_camera_link *icl = to_soc_camera_link(icd);
635 unsigned long flags = SOCAM_PCLK_SAMPLE_RISING | SOCAM_MASTER |
636 SOCAM_VSYNC_ACTIVE_HIGH | SOCAM_HSYNC_ACTIVE_HIGH |
637 SOCAM_DATA_ACTIVE_HIGH | priv->info->buswidth;
638
639 return soc_camera_apply_sensor_flags(icl, flags);
640 }
641
642 static int ov772x_g_ctrl(struct v4l2_subdev *sd, struct v4l2_control *ctrl)
643 {
644 struct i2c_client *client = sd->priv;
645 struct ov772x_priv *priv = to_ov772x(client);
646
647 switch (ctrl->id) {
648 case V4L2_CID_VFLIP:
649 ctrl->value = priv->flag_vflip;
650 break;
651 case V4L2_CID_HFLIP:
652 ctrl->value = priv->flag_hflip;
653 break;
654 case V4L2_CID_BAND_STOP_FILTER:
655 ctrl->value = priv->band_filter;
656 break;
657 }
658 return 0;
659 }
660
661 static int ov772x_s_ctrl(struct v4l2_subdev *sd, struct v4l2_control *ctrl)
662 {
663 struct i2c_client *client = sd->priv;
664 struct ov772x_priv *priv = to_ov772x(client);
665 int ret = 0;
666 u8 val;
667
668 switch (ctrl->id) {
669 case V4L2_CID_VFLIP:
670 val = ctrl->value ? VFLIP_IMG : 0x00;
671 priv->flag_vflip = ctrl->value;
672 if (priv->info->flags & OV772X_FLAG_VFLIP)
673 val ^= VFLIP_IMG;
674 ret = ov772x_mask_set(client, COM3, VFLIP_IMG, val);
675 break;
676 case V4L2_CID_HFLIP:
677 val = ctrl->value ? HFLIP_IMG : 0x00;
678 priv->flag_hflip = ctrl->value;
679 if (priv->info->flags & OV772X_FLAG_HFLIP)
680 val ^= HFLIP_IMG;
681 ret = ov772x_mask_set(client, COM3, HFLIP_IMG, val);
682 break;
683 case V4L2_CID_BAND_STOP_FILTER:
684 if ((unsigned)ctrl->value > 256)
685 ctrl->value = 256;
686 if (ctrl->value == priv->band_filter)
687 break;
688 if (!ctrl->value) {
689 /* Switch the filter off, it is on now */
690 ret = ov772x_mask_set(client, BDBASE, 0xff, 0xff);
691 if (!ret)
692 ret = ov772x_mask_set(client, COM8,
693 BNDF_ON_OFF, 0);
694 } else {
695 /* Switch the filter on, set AEC low limit */
696 val = 256 - ctrl->value;
697 ret = ov772x_mask_set(client, COM8,
698 BNDF_ON_OFF, BNDF_ON_OFF);
699 if (!ret)
700 ret = ov772x_mask_set(client, BDBASE,
701 0xff, val);
702 }
703 if (!ret)
704 priv->band_filter = ctrl->value;
705 break;
706 }
707
708 return ret;
709 }
710
711 static int ov772x_g_chip_ident(struct v4l2_subdev *sd,
712 struct v4l2_dbg_chip_ident *id)
713 {
714 struct i2c_client *client = sd->priv;
715 struct ov772x_priv *priv = to_ov772x(client);
716
717 id->ident = priv->model;
718 id->revision = 0;
719
720 return 0;
721 }
722
723 #ifdef CONFIG_VIDEO_ADV_DEBUG
724 static int ov772x_g_register(struct v4l2_subdev *sd,
725 struct v4l2_dbg_register *reg)
726 {
727 struct i2c_client *client = sd->priv;
728 int ret;
729
730 reg->size = 1;
731 if (reg->reg > 0xff)
732 return -EINVAL;
733
734 ret = i2c_smbus_read_byte_data(client, reg->reg);
735 if (ret < 0)
736 return ret;
737
738 reg->val = (__u64)ret;
739
740 return 0;
741 }
742
743 static int ov772x_s_register(struct v4l2_subdev *sd,
744 struct v4l2_dbg_register *reg)
745 {
746 struct i2c_client *client = sd->priv;
747
748 if (reg->reg > 0xff ||
749 reg->val > 0xff)
750 return -EINVAL;
751
752 return i2c_smbus_write_byte_data(client, reg->reg, reg->val);
753 }
754 #endif
755
756 static const struct ov772x_win_size *ov772x_select_win(u32 width, u32 height)
757 {
758 __u32 diff;
759 const struct ov772x_win_size *win;
760
761 /* default is QVGA */
762 diff = abs(width - ov772x_win_qvga.width) +
763 abs(height - ov772x_win_qvga.height);
764 win = &ov772x_win_qvga;
765
766 /* VGA */
767 if (diff >
768 abs(width - ov772x_win_vga.width) +
769 abs(height - ov772x_win_vga.height))
770 win = &ov772x_win_vga;
771
772 return win;
773 }
774
775 static int ov772x_set_params(struct i2c_client *client, u32 *width, u32 *height,
776 enum v4l2_mbus_pixelcode code)
777 {
778 struct ov772x_priv *priv = to_ov772x(client);
779 int ret = -EINVAL;
780 u8 val;
781 int i;
782
783 /*
784 * select format
785 */
786 priv->cfmt = NULL;
787 for (i = 0; i < ARRAY_SIZE(ov772x_cfmts); i++) {
788 if (code == ov772x_cfmts[i].code) {
789 priv->cfmt = ov772x_cfmts + i;
790 break;
791 }
792 }
793 if (!priv->cfmt)
794 goto ov772x_set_fmt_error;
795
796 /*
797 * select win
798 */
799 priv->win = ov772x_select_win(*width, *height);
800
801 /*
802 * reset hardware
803 */
804 ov772x_reset(client);
805
806 /*
807 * Edge Ctrl
808 */
809 if (priv->info->edgectrl.strength & OV772X_MANUAL_EDGE_CTRL) {
810
811 /*
812 * Manual Edge Control Mode
813 *
814 * Edge auto strength bit is set by default.
815 * Remove it when manual mode.
816 */
817
818 ret = ov772x_mask_set(client, DSPAUTO, EDGE_ACTRL, 0x00);
819 if (ret < 0)
820 goto ov772x_set_fmt_error;
821
822 ret = ov772x_mask_set(client,
823 EDGE_TRSHLD, EDGE_THRESHOLD_MASK,
824 priv->info->edgectrl.threshold);
825 if (ret < 0)
826 goto ov772x_set_fmt_error;
827
828 ret = ov772x_mask_set(client,
829 EDGE_STRNGT, EDGE_STRENGTH_MASK,
830 priv->info->edgectrl.strength);
831 if (ret < 0)
832 goto ov772x_set_fmt_error;
833
834 } else if (priv->info->edgectrl.upper > priv->info->edgectrl.lower) {
835 /*
836 * Auto Edge Control Mode
837 *
838 * set upper and lower limit
839 */
840 ret = ov772x_mask_set(client,
841 EDGE_UPPER, EDGE_UPPER_MASK,
842 priv->info->edgectrl.upper);
843 if (ret < 0)
844 goto ov772x_set_fmt_error;
845
846 ret = ov772x_mask_set(client,
847 EDGE_LOWER, EDGE_LOWER_MASK,
848 priv->info->edgectrl.lower);
849 if (ret < 0)
850 goto ov772x_set_fmt_error;
851 }
852
853 /*
854 * set size format
855 */
856 ret = ov772x_write_array(client, priv->win->regs);
857 if (ret < 0)
858 goto ov772x_set_fmt_error;
859
860 /*
861 * set DSP_CTRL3
862 */
863 val = priv->cfmt->dsp3;
864 if (val) {
865 ret = ov772x_mask_set(client,
866 DSP_CTRL3, UV_MASK, val);
867 if (ret < 0)
868 goto ov772x_set_fmt_error;
869 }
870
871 /*
872 * set COM3
873 */
874 val = priv->cfmt->com3;
875 if (priv->info->flags & OV772X_FLAG_VFLIP)
876 val |= VFLIP_IMG;
877 if (priv->info->flags & OV772X_FLAG_HFLIP)
878 val |= HFLIP_IMG;
879 if (priv->flag_vflip)
880 val ^= VFLIP_IMG;
881 if (priv->flag_hflip)
882 val ^= HFLIP_IMG;
883
884 ret = ov772x_mask_set(client,
885 COM3, SWAP_MASK | IMG_MASK, val);
886 if (ret < 0)
887 goto ov772x_set_fmt_error;
888
889 /*
890 * set COM7
891 */
892 val = priv->win->com7_bit | priv->cfmt->com7;
893 ret = ov772x_mask_set(client,
894 COM7, SLCT_MASK | FMT_MASK | OFMT_MASK,
895 val);
896 if (ret < 0)
897 goto ov772x_set_fmt_error;
898
899 /*
900 * set COM8
901 */
902 if (priv->band_filter) {
903 ret = ov772x_mask_set(client, COM8, BNDF_ON_OFF, 1);
904 if (!ret)
905 ret = ov772x_mask_set(client, BDBASE,
906 0xff, 256 - priv->band_filter);
907 if (ret < 0)
908 goto ov772x_set_fmt_error;
909 }
910
911 *width = priv->win->width;
912 *height = priv->win->height;
913
914 return ret;
915
916 ov772x_set_fmt_error:
917
918 ov772x_reset(client);
919 priv->win = NULL;
920 priv->cfmt = NULL;
921
922 return ret;
923 }
924
925 static int ov772x_g_crop(struct v4l2_subdev *sd, struct v4l2_crop *a)
926 {
927 a->c.left = 0;
928 a->c.top = 0;
929 a->c.width = VGA_WIDTH;
930 a->c.height = VGA_HEIGHT;
931 a->type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
932
933 return 0;
934 }
935
936 static int ov772x_cropcap(struct v4l2_subdev *sd, struct v4l2_cropcap *a)
937 {
938 a->bounds.left = 0;
939 a->bounds.top = 0;
940 a->bounds.width = VGA_WIDTH;
941 a->bounds.height = VGA_HEIGHT;
942 a->defrect = a->bounds;
943 a->type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
944 a->pixelaspect.numerator = 1;
945 a->pixelaspect.denominator = 1;
946
947 return 0;
948 }
949
950 static int ov772x_g_fmt(struct v4l2_subdev *sd,
951 struct v4l2_mbus_framefmt *mf)
952 {
953 struct i2c_client *client = sd->priv;
954 struct ov772x_priv *priv = to_ov772x(client);
955
956 if (!priv->win || !priv->cfmt) {
957 u32 width = VGA_WIDTH, height = VGA_HEIGHT;
958 int ret = ov772x_set_params(client, &width, &height,
959 V4L2_MBUS_FMT_YUYV8_2X8_LE);
960 if (ret < 0)
961 return ret;
962 }
963
964 mf->width = priv->win->width;
965 mf->height = priv->win->height;
966 mf->code = priv->cfmt->code;
967 mf->colorspace = priv->cfmt->colorspace;
968 mf->field = V4L2_FIELD_NONE;
969
970 return 0;
971 }
972
973 static int ov772x_s_fmt(struct v4l2_subdev *sd,
974 struct v4l2_mbus_framefmt *mf)
975 {
976 struct i2c_client *client = sd->priv;
977 struct ov772x_priv *priv = to_ov772x(client);
978 int ret = ov772x_set_params(client, &mf->width, &mf->height,
979 mf->code);
980
981 if (!ret)
982 mf->colorspace = priv->cfmt->colorspace;
983
984 return ret;
985 }
986
987 static int ov772x_try_fmt(struct v4l2_subdev *sd,
988 struct v4l2_mbus_framefmt *mf)
989 {
990 struct i2c_client *client = sd->priv;
991 struct ov772x_priv *priv = to_ov772x(client);
992 const struct ov772x_win_size *win;
993 int i;
994
995 /*
996 * select suitable win
997 */
998 win = ov772x_select_win(mf->width, mf->height);
999
1000 mf->width = win->width;
1001 mf->height = win->height;
1002 mf->field = V4L2_FIELD_NONE;
1003
1004 for (i = 0; i < ARRAY_SIZE(ov772x_cfmts); i++)
1005 if (mf->code == ov772x_cfmts[i].code)
1006 break;
1007
1008 if (i == ARRAY_SIZE(ov772x_cfmts)) {
1009 /* Unsupported format requested. Propose either */
1010 if (priv->cfmt) {
1011 /* the current one or */
1012 mf->colorspace = priv->cfmt->colorspace;
1013 mf->code = priv->cfmt->code;
1014 } else {
1015 /* the default one */
1016 mf->colorspace = ov772x_cfmts[0].colorspace;
1017 mf->code = ov772x_cfmts[0].code;
1018 }
1019 } else {
1020 /* Also return the colorspace */
1021 mf->colorspace = ov772x_cfmts[i].colorspace;
1022 }
1023
1024 return 0;
1025 }
1026
1027 static int ov772x_video_probe(struct soc_camera_device *icd,
1028 struct i2c_client *client)
1029 {
1030 struct ov772x_priv *priv = to_ov772x(client);
1031 u8 pid, ver;
1032 const char *devname;
1033
1034 /*
1035 * We must have a parent by now. And it cannot be a wrong one.
1036 * So this entire test is completely redundant.
1037 */
1038 if (!icd->dev.parent ||
1039 to_soc_camera_host(icd->dev.parent)->nr != icd->iface)
1040 return -ENODEV;
1041
1042 /*
1043 * ov772x only use 8 or 10 bit bus width
1044 */
1045 if (SOCAM_DATAWIDTH_10 != priv->info->buswidth &&
1046 SOCAM_DATAWIDTH_8 != priv->info->buswidth) {
1047 dev_err(&client->dev, "bus width error\n");
1048 return -ENODEV;
1049 }
1050
1051 /*
1052 * check and show product ID and manufacturer ID
1053 */
1054 pid = i2c_smbus_read_byte_data(client, PID);
1055 ver = i2c_smbus_read_byte_data(client, VER);
1056
1057 switch (VERSION(pid, ver)) {
1058 case OV7720:
1059 devname = "ov7720";
1060 priv->model = V4L2_IDENT_OV7720;
1061 break;
1062 case OV7725:
1063 devname = "ov7725";
1064 priv->model = V4L2_IDENT_OV7725;
1065 break;
1066 default:
1067 dev_err(&client->dev,
1068 "Product ID error %x:%x\n", pid, ver);
1069 return -ENODEV;
1070 }
1071
1072 dev_info(&client->dev,
1073 "%s Product ID %0x:%0x Manufacturer ID %x:%x\n",
1074 devname,
1075 pid,
1076 ver,
1077 i2c_smbus_read_byte_data(client, MIDH),
1078 i2c_smbus_read_byte_data(client, MIDL));
1079
1080 return 0;
1081 }
1082
1083 static struct soc_camera_ops ov772x_ops = {
1084 .set_bus_param = ov772x_set_bus_param,
1085 .query_bus_param = ov772x_query_bus_param,
1086 .controls = ov772x_controls,
1087 .num_controls = ARRAY_SIZE(ov772x_controls),
1088 };
1089
1090 static struct v4l2_subdev_core_ops ov772x_subdev_core_ops = {
1091 .g_ctrl = ov772x_g_ctrl,
1092 .s_ctrl = ov772x_s_ctrl,
1093 .g_chip_ident = ov772x_g_chip_ident,
1094 #ifdef CONFIG_VIDEO_ADV_DEBUG
1095 .g_register = ov772x_g_register,
1096 .s_register = ov772x_s_register,
1097 #endif
1098 };
1099
1100 static int ov772x_enum_fmt(struct v4l2_subdev *sd, int index,
1101 enum v4l2_mbus_pixelcode *code)
1102 {
1103 if ((unsigned int)index >= ARRAY_SIZE(ov772x_cfmts))
1104 return -EINVAL;
1105
1106 *code = ov772x_cfmts[index].code;
1107 return 0;
1108 }
1109
1110 static struct v4l2_subdev_video_ops ov772x_subdev_video_ops = {
1111 .s_stream = ov772x_s_stream,
1112 .g_mbus_fmt = ov772x_g_fmt,
1113 .s_mbus_fmt = ov772x_s_fmt,
1114 .try_mbus_fmt = ov772x_try_fmt,
1115 .cropcap = ov772x_cropcap,
1116 .g_crop = ov772x_g_crop,
1117 .enum_mbus_fmt = ov772x_enum_fmt,
1118 };
1119
1120 static struct v4l2_subdev_ops ov772x_subdev_ops = {
1121 .core = &ov772x_subdev_core_ops,
1122 .video = &ov772x_subdev_video_ops,
1123 };
1124
1125 /*
1126 * i2c_driver function
1127 */
1128
1129 static int ov772x_probe(struct i2c_client *client,
1130 const struct i2c_device_id *did)
1131 {
1132 struct ov772x_priv *priv;
1133 struct ov772x_camera_info *info;
1134 struct soc_camera_device *icd = client->dev.platform_data;
1135 struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent);
1136 struct soc_camera_link *icl;
1137 int ret;
1138
1139 if (!icd) {
1140 dev_err(&client->dev, "OV772X: missing soc-camera data!\n");
1141 return -EINVAL;
1142 }
1143
1144 icl = to_soc_camera_link(icd);
1145 if (!icl || !icl->priv)
1146 return -EINVAL;
1147
1148 info = icl->priv;
1149
1150 if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA)) {
1151 dev_err(&adapter->dev,
1152 "I2C-Adapter doesn't support "
1153 "I2C_FUNC_SMBUS_BYTE_DATA\n");
1154 return -EIO;
1155 }
1156
1157 priv = kzalloc(sizeof(*priv), GFP_KERNEL);
1158 if (!priv)
1159 return -ENOMEM;
1160
1161 priv->info = info;
1162
1163 v4l2_i2c_subdev_init(&priv->subdev, client, &ov772x_subdev_ops);
1164
1165 icd->ops = &ov772x_ops;
1166
1167 ret = ov772x_video_probe(icd, client);
1168 if (ret) {
1169 icd->ops = NULL;
1170 i2c_set_clientdata(client, NULL);
1171 kfree(priv);
1172 }
1173
1174 return ret;
1175 }
1176
1177 static int ov772x_remove(struct i2c_client *client)
1178 {
1179 struct ov772x_priv *priv = to_ov772x(client);
1180 struct soc_camera_device *icd = client->dev.platform_data;
1181
1182 icd->ops = NULL;
1183 i2c_set_clientdata(client, NULL);
1184 kfree(priv);
1185 return 0;
1186 }
1187
1188 static const struct i2c_device_id ov772x_id[] = {
1189 { "ov772x", 0 },
1190 { }
1191 };
1192 MODULE_DEVICE_TABLE(i2c, ov772x_id);
1193
1194 static struct i2c_driver ov772x_i2c_driver = {
1195 .driver = {
1196 .name = "ov772x",
1197 },
1198 .probe = ov772x_probe,
1199 .remove = ov772x_remove,
1200 .id_table = ov772x_id,
1201 };
1202
1203 /*
1204 * module function
1205 */
1206
1207 static int __init ov772x_module_init(void)
1208 {
1209 return i2c_add_driver(&ov772x_i2c_driver);
1210 }
1211
1212 static void __exit ov772x_module_exit(void)
1213 {
1214 i2c_del_driver(&ov772x_i2c_driver);
1215 }
1216
1217 module_init(ov772x_module_init);
1218 module_exit(ov772x_module_exit);
1219
1220 MODULE_DESCRIPTION("SoC Camera driver for ov772x");
1221 MODULE_AUTHOR("Kuninori Morimoto");
1222 MODULE_LICENSE("GPL v2");
(deprecated) Btrfs devel tree