arch/arm/mach-at91/board-yl-9200.c

   1 /*
   2  * linux/arch/arm/mach-at91/board-yl-9200.c
   3  *
   4  * Adapted from various board files in arch/arm/mach-at91
   5  *
   6  * Modifications for YL-9200 platform:
   7  *  Copyright (C) 2007 S. Birtles
   8  *
   9  * This program is free software; you can redistribute it and/or modify
  10  * it under the terms of the GNU General Public License as published by
  11  * the Free Software Foundation; either version 2 of the License, or
  12  * (at your option) any later version.
  13  *
  14  * This program is distributed in the hope that it will be useful,
  15  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  17  * GNU General Public License for more details.
  18  *
  19  * You should have received a copy of the GNU General Public License
  20  * along with this program; if not, write to the Free Software
  21  * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
  22  */
  23
  24 #include <linux/types.h>
  25 #include <linux/gpio.h>
  26 #include <linux/init.h>
  27 #include <linux/mm.h>
  28 #include <linux/module.h>
  29 #include <linux/dma-mapping.h>
  30 #include <linux/platform_device.h>
  31 #include <linux/spi/spi.h>
  32 #include <linux/spi/ads7846.h>
  33 #include <linux/mtd/physmap.h>
  34 #include <linux/gpio_keys.h>
  35 #include <linux/input.h>
  36
  37 #include <asm/setup.h>
  38 #include <asm/mach-types.h>
  39 #include <asm/irq.h>
  40
  41 #include <asm/mach/arch.h>
  42 #include <asm/mach/map.h>
  43 #include <asm/mach/irq.h>
  44
  45 #include <mach/hardware.h>
  46 #include <mach/board.h>
  47 #include <mach/at91rm9200_mc.h>
  48 #include <mach/at91_ramc.h>
  49 #include <mach/cpu.h>
  50
  51 #include "generic.h"
  52
  53
  54 static void __init yl9200_init_early(void)
  55 {
  56         /* Set cpu type: PQFP */
  57         at91rm9200_set_type(ARCH_REVISON_9200_PQFP);
  58
  59         /* Initialize processor: 18.432 MHz crystal */
  60         at91_initialize(18432000);
  61
  62         /* Setup the LEDs D2=PB17 (timer), D3=PB16 (cpu) */
  63         at91_init_leds(AT91_PIN_PB16, AT91_PIN_PB17);
  64
  65         /* DBGU on ttyS0. (Rx & Tx only) */
  66         at91_register_uart(0, 0, 0);
  67
  68         /* USART1 on ttyS1. (Rx, Tx, CTS, RTS, DTR, DSR, DCD, RI) */
  69         at91_register_uart(AT91RM9200_ID_US1, 1, ATMEL_UART_CTS | ATMEL_UART_RTS
  70                         | ATMEL_UART_DTR | ATMEL_UART_DSR | ATMEL_UART_DCD
  71                         | ATMEL_UART_RI);
  72
  73         /* USART0 on ttyS2. (Rx & Tx only to JP3) */
  74         at91_register_uart(AT91RM9200_ID_US0, 2, 0);
  75
  76         /* USART3 on ttyS3. (Rx, Tx, RTS - RS485 interface) */
  77         at91_register_uart(AT91RM9200_ID_US3, 3, ATMEL_UART_RTS);
  78 }
  79
  80 /*
  81  * LEDs
  82  */
  83 static struct gpio_led yl9200_leds[] = {
  84         {       /* D2 */
  85                 .name                   = "led2",
  86                 .gpio                   = AT91_PIN_PB17,
  87                 .active_low             = 1,
  88                 .default_trigger        = "timer",
  89         },
  90         {       /* D3 */
  91                 .name                   = "led3",
  92                 .gpio                   = AT91_PIN_PB16,
  93                 .active_low             = 1,
  94                 .default_trigger        = "heartbeat",
  95         },
  96         {       /* D4 */
  97                 .name                   = "led4",
  98                 .gpio                   = AT91_PIN_PB15,
  99                 .active_low             = 1,
 100         },
 101         {       /* D5 */
 102                 .name                   = "led5",
 103                 .gpio                   = AT91_PIN_PB8,
 104                 .active_low             = 1,
 105         }
 106 };
 107
 108 /*
 109  * Ethernet
 110  */
 111 static struct macb_platform_data __initdata yl9200_eth_data = {
 112         .phy_irq_pin            = AT91_PIN_PB28,
 113         .is_rmii                = 1,
 114 };
 115
 116 /*
 117  * USB Host
 118  */
 119 static struct at91_usbh_data __initdata yl9200_usbh_data = {
 120         .ports                  = 1,    /* PQFP version of AT91RM9200 */
 121         .vbus_pin               = {-EINVAL, -EINVAL},
 122         .overcurrent_pin= {-EINVAL, -EINVAL},
 123 };
 124
 125 /*
 126  * USB Device
 127  */
 128 static struct at91_udc_data __initdata yl9200_udc_data = {
 129         .pullup_pin             = AT91_PIN_PC4,
 130         .vbus_pin               = AT91_PIN_PC5,
 131         .pullup_active_low      = 1,    /* Active Low due to PNP transistor (pg 7) */
 132
 133 };
 134
 135 /*
 136  * MMC
 137  */
 138 static struct at91_mmc_data __initdata yl9200_mmc_data = {
 139         .det_pin        = AT91_PIN_PB9,
 140         .wire4          = 1,
 141         .wp_pin         = -EINVAL,
 142         .vcc_pin        = -EINVAL,
 143 };
 144
 145 /*
 146  * NAND Flash
 147  */
 148 static struct mtd_partition __initdata yl9200_nand_partition[] = {
 149         {
 150                 .name   = "AT91 NAND partition 1, boot",
 151                 .offset = 0,
 152                 .size   = SZ_256K
 153         },
 154         {
 155                 .name   = "AT91 NAND partition 2, kernel",
 156                 .offset = MTDPART_OFS_NXTBLK,
 157                 .size   = (2 * SZ_1M) - SZ_256K
 158         },
 159         {
 160                 .name   = "AT91 NAND partition 3, filesystem",
 161                 .offset = MTDPART_OFS_NXTBLK,
 162                 .size   = 14 * SZ_1M
 163         },
 164         {
 165                 .name   = "AT91 NAND partition 4, storage",
 166                 .offset = MTDPART_OFS_NXTBLK,
 167                 .size   = SZ_16M
 168         },
 169         {
 170                 .name   = "AT91 NAND partition 5, ext-fs",
 171                 .offset = MTDPART_OFS_NXTBLK,
 172                 .size   = SZ_32M
 173         }
 174 };
 175
 176 static struct atmel_nand_data __initdata yl9200_nand_data = {
 177         .ale            = 6,
 178         .cle            = 7,
 179         .det_pin        = -EINVAL,
 180         .rdy_pin        = AT91_PIN_PC14,        /* R/!B (Sheet10) */
 181         .enable_pin     = AT91_PIN_PC15,        /* !CE  (Sheet10) */
 182         .ecc_mode       = NAND_ECC_SOFT,
 183         .parts          = yl9200_nand_partition,
 184         .num_parts      = ARRAY_SIZE(yl9200_nand_partition),
 185 };
 186
 187 /*
 188  * NOR Flash
 189  */
 190 #define YL9200_FLASH_BASE       AT91_CHIPSELECT_0
 191 #define YL9200_FLASH_SIZE       SZ_16M
 192
 193 static struct mtd_partition yl9200_flash_partitions[] = {
 194         {
 195                 .name           = "Bootloader",
 196                 .offset         = 0,
 197                 .size           = SZ_256K,
 198                 .mask_flags     = MTD_WRITEABLE,        /* force read-only */
 199         },
 200         {
 201                 .name           = "Kernel",
 202                 .offset         = MTDPART_OFS_NXTBLK,
 203                 .size           = (2 * SZ_1M) - SZ_256K
 204         },
 205         {
 206                 .name           = "Filesystem",
 207                 .offset         = MTDPART_OFS_NXTBLK,
 208                 .size           = MTDPART_SIZ_FULL
 209         }
 210 };
 211
 212 static struct physmap_flash_data yl9200_flash_data = {
 213         .width          = 2,
 214         .parts          = yl9200_flash_partitions,
 215         .nr_parts       = ARRAY_SIZE(yl9200_flash_partitions),
 216 };
 217
 218 static struct resource yl9200_flash_resources[] = {
 219         {
 220                 .start  = YL9200_FLASH_BASE,
 221                 .end    = YL9200_FLASH_BASE + YL9200_FLASH_SIZE - 1,
 222                 .flags  = IORESOURCE_MEM,
 223         }
 224 };
 225
 226 static struct platform_device yl9200_flash = {
 227         .name           = "physmap-flash",
 228         .id             = 0,
 229         .dev            = {
 230                                 .platform_data  = &yl9200_flash_data,
 231                         },
 232         .resource       = yl9200_flash_resources,
 233         .num_resources  = ARRAY_SIZE(yl9200_flash_resources),
 234 };
 235
 236 /*
 237  * I2C (TWI)
 238  */
 239 static struct i2c_board_info __initdata yl9200_i2c_devices[] = {
 240         {       /* EEPROM */
 241                 I2C_BOARD_INFO("24c128", 0x50),
 242         }
 243 };
 244
 245 /*
 246  * GPIO Buttons
 247 */
 248 #if defined(CONFIG_KEYBOARD_GPIO) || defined(CONFIG_KEYBOARD_GPIO_MODULE)
 249 static struct gpio_keys_button yl9200_buttons[] = {
 250         {
 251                 .gpio           = AT91_PIN_PA24,
 252                 .code           = BTN_2,
 253                 .desc           = "SW2",
 254                 .active_low     = 1,
 255                 .wakeup         = 1,
 256         },
 257         {
 258                 .gpio           = AT91_PIN_PB1,
 259                 .code           = BTN_3,
 260                 .desc           = "SW3",
 261                 .active_low     = 1,
 262                 .wakeup         = 1,
 263         },
 264         {
 265                 .gpio           = AT91_PIN_PB2,
 266                 .code           = BTN_4,
 267                 .desc           = "SW4",
 268                 .active_low     = 1,
 269                 .wakeup         = 1,
 270         },
 271         {
 272                 .gpio           = AT91_PIN_PB6,
 273                 .code           = BTN_5,
 274                 .desc           = "SW5",
 275                 .active_low     = 1,
 276                 .wakeup         = 1,
 277         }
 278 };
 279
 280 static struct gpio_keys_platform_data yl9200_button_data = {
 281         .buttons        = yl9200_buttons,
 282         .nbuttons       = ARRAY_SIZE(yl9200_buttons),
 283 };
 284
 285 static struct platform_device yl9200_button_device = {
 286         .name           = "gpio-keys",
 287         .id             = -1,
 288         .num_resources  = 0,
 289         .dev            = {
 290                 .platform_data  = &yl9200_button_data,
 291         }
 292 };
 293
 294 static void __init yl9200_add_device_buttons(void)
 295 {
 296         at91_set_gpio_input(AT91_PIN_PA24, 1);  /* SW2 */
 297         at91_set_deglitch(AT91_PIN_PA24, 1);
 298         at91_set_gpio_input(AT91_PIN_PB1, 1);   /* SW3 */
 299         at91_set_deglitch(AT91_PIN_PB1, 1);
 300         at91_set_gpio_input(AT91_PIN_PB2, 1);   /* SW4 */
 301         at91_set_deglitch(AT91_PIN_PB2, 1);
 302         at91_set_gpio_input(AT91_PIN_PB6, 1);   /* SW5 */
 303         at91_set_deglitch(AT91_PIN_PB6, 1);
 304
 305         /* Enable buttons (Sheet 5) */
 306         at91_set_gpio_output(AT91_PIN_PB7, 1);
 307
 308         platform_device_register(&yl9200_button_device);
 309 }
 310 #else
 311 static void __init yl9200_add_device_buttons(void) {}
 312 #endif
 313
 314 /*
 315  * Touchscreen
 316  */
 317 #if defined(CONFIG_TOUCHSCREEN_ADS7846) || defined(CONFIG_TOUCHSCREEN_ADS7846_MODULE)
 318 static int ads7843_pendown_state(void)
 319 {
 320         return !at91_get_gpio_value(AT91_PIN_PB11);     /* Touchscreen PENIRQ */
 321 }
 322
 323 static struct ads7846_platform_data ads_info = {
 324         .model                  = 7843,
 325         .x_min                  = 150,
 326         .x_max                  = 3830,
 327         .y_min                  = 190,
 328         .y_max                  = 3830,
 329         .vref_delay_usecs       = 100,
 330
 331         /* For a 8" touch-screen */
 332         // .x_plate_ohms                = 603,
 333         // .y_plate_ohms                = 332,
 334
 335         /* For a 10.4" touch-screen */
 336         // .x_plate_ohms                = 611,
 337         // .y_plate_ohms                = 325,
 338
 339         .x_plate_ohms           = 576,
 340         .y_plate_ohms           = 366,
 341
 342         .pressure_max           = 15000, /* generally nonsense on the 7843 */
 343         .debounce_max           = 1,
 344         .debounce_rep           = 0,
 345         .debounce_tol           = (~0),
 346         .get_pendown_state      = ads7843_pendown_state,
 347 };
 348
 349 static void __init yl9200_add_device_ts(void)
 350 {
 351         at91_set_gpio_input(AT91_PIN_PB11, 1);  /* Touchscreen interrupt pin */
 352         at91_set_gpio_input(AT91_PIN_PB10, 1);  /* Touchscreen BUSY signal - not used! */
 353 }
 354 #else
 355 static void __init yl9200_add_device_ts(void) {}
 356 #endif
 357
 358 /*
 359  * SPI devices
 360  */
 361 static struct spi_board_info yl9200_spi_devices[] = {
 362 #if defined(CONFIG_TOUCHSCREEN_ADS7846) || defined(CONFIG_TOUCHSCREEN_ADS7846_MODULE)
 363         {       /* Touchscreen */
 364                 .modalias       = "ads7846",
 365                 .chip_select    = 0,
 366                 .max_speed_hz   = 5000 * 26,
 367                 .platform_data  = &ads_info,
 368                 .irq            = AT91_PIN_PB11,
 369         },
 370 #endif
 371         {       /* CAN */
 372                 .modalias       = "mcp2510",
 373                 .chip_select    = 1,
 374                 .max_speed_hz   = 25000 * 26,
 375                 .irq            = AT91_PIN_PC0,
 376         }
 377 };
 378
 379 /*
 380  * LCD / VGA
 381  *
 382  * EPSON S1D13806 FB (discontinued chip)
 383  * EPSON S1D13506 FB
 384  */
 385 #if defined(CONFIG_FB_S1D13XXX) || defined(CONFIG_FB_S1D13XXX_MODULE)
 386 #include <video/s1d13xxxfb.h>
 387
 388
 389 static void yl9200_init_video(void)
 390 {
 391         /* NWAIT Signal */
 392         at91_set_A_periph(AT91_PIN_PC6, 0);
 393
 394         /* Initialization of the Static Memory Controller for Chip Select 2 */
 395         at91_ramc_write(0, AT91_SMC_CSR(2), AT91_SMC_DBW_16             /* 16 bit */
 396                         | AT91_SMC_WSEN | AT91_SMC_NWS_(0x4)    /* wait states */
 397                         | AT91_SMC_TDF_(0x100)                  /* float time */
 398         );
 399 }
 400
 401 static struct s1d13xxxfb_regval yl9200_s1dfb_initregs[] =
 402 {
 403         {S1DREG_MISC,                   0x00},  /* Miscellaneous Register*/
 404         {S1DREG_COM_DISP_MODE,          0x01},  /* Display Mode Register, LCD only*/
 405         {S1DREG_GPIO_CNF0,              0x00},  /* General IO Pins Configuration Register*/
 406         {S1DREG_GPIO_CTL0,              0x00},  /* General IO Pins Control Register*/
 407         {S1DREG_CLK_CNF,                0x11},  /* Memory Clock Configuration Register*/
 408         {S1DREG_LCD_CLK_CNF,            0x10},  /* LCD Pixel Clock Configuration Register*/
 409         {S1DREG_CRT_CLK_CNF,            0x12},  /* CRT/TV Pixel Clock Configuration Register*/
 410         {S1DREG_MPLUG_CLK_CNF,          0x01},  /* MediaPlug Clock Configuration Register*/
 411         {S1DREG_CPU2MEM_WST_SEL,        0x02},  /* CPU To Memory Wait State Select Register*/
 412         {S1DREG_MEM_CNF,                0x00},  /* Memory Configuration Register*/
 413         {S1DREG_SDRAM_REF_RATE,         0x04},  /* DRAM Refresh Rate Register, MCLK source*/
 414         {S1DREG_SDRAM_TC0,              0x12},  /* DRAM Timings Control Register 0*/
 415         {S1DREG_SDRAM_TC1,              0x02},  /* DRAM Timings Control Register 1*/
 416         {S1DREG_PANEL_TYPE,             0x25},  /* Panel Type Register*/
 417         {S1DREG_MOD_RATE,               0x00},  /* MOD Rate Register*/
 418         {S1DREG_LCD_DISP_HWIDTH,        0x4F},  /* LCD Horizontal Display Width Register*/
 419         {S1DREG_LCD_NDISP_HPER,         0x13},  /* LCD Horizontal Non-Display Period Register*/
 420         {S1DREG_TFT_FPLINE_START,       0x01},  /* TFT FPLINE Start Position Register*/
 421         {S1DREG_TFT_FPLINE_PWIDTH,      0x0c},  /* TFT FPLINE Pulse Width Register*/
 422         {S1DREG_LCD_DISP_VHEIGHT0,      0xDF},  /* LCD Vertical Display Height Register 0*/
 423         {S1DREG_LCD_DISP_VHEIGHT1,      0x01},  /* LCD Vertical Display Height Register 1*/
 424         {S1DREG_LCD_NDISP_VPER,         0x2c},  /* LCD Vertical Non-Display Period Register*/
 425         {S1DREG_TFT_FPFRAME_START,      0x0a},  /* TFT FPFRAME Start Position Register*/
 426         {S1DREG_TFT_FPFRAME_PWIDTH,     0x02},  /* TFT FPFRAME Pulse Width Register*/
 427         {S1DREG_LCD_DISP_MODE,          0x05},  /* LCD Display Mode Register*/
 428         {S1DREG_LCD_MISC,               0x01},  /* LCD Miscellaneous Register*/
 429         {S1DREG_LCD_DISP_START0,        0x00},  /* LCD Display Start Address Register 0*/
 430         {S1DREG_LCD_DISP_START1,        0x00},  /* LCD Display Start Address Register 1*/
 431         {S1DREG_LCD_DISP_START2,        0x00},  /* LCD Display Start Address Register 2*/
 432         {S1DREG_LCD_MEM_OFF0,           0x80},  /* LCD Memory Address Offset Register 0*/
 433         {S1DREG_LCD_MEM_OFF1,           0x02},  /* LCD Memory Address Offset Register 1*/
 434         {S1DREG_LCD_PIX_PAN,            0x03},  /* LCD Pixel Panning Register*/
 435         {S1DREG_LCD_DISP_FIFO_HTC,      0x00},  /* LCD Display FIFO High Threshold Control Register*/
 436         {S1DREG_LCD_DISP_FIFO_LTC,      0x00},  /* LCD Display FIFO Low Threshold Control Register*/
 437         {S1DREG_CRT_DISP_HWIDTH,        0x4F},  /* CRT/TV Horizontal Display Width Register*/
 438         {S1DREG_CRT_NDISP_HPER,         0x13},  /* CRT/TV Horizontal Non-Display Period Register*/
 439         {S1DREG_CRT_HRTC_START,         0x01},  /* CRT/TV HRTC Start Position Register*/
 440         {S1DREG_CRT_HRTC_PWIDTH,        0x0B},  /* CRT/TV HRTC Pulse Width Register*/
 441         {S1DREG_CRT_DISP_VHEIGHT0,      0xDF},  /* CRT/TV Vertical Display Height Register 0*/
 442         {S1DREG_CRT_DISP_VHEIGHT1,      0x01},  /* CRT/TV Vertical Display Height Register 1*/
 443         {S1DREG_CRT_NDISP_VPER,         0x2B},  /* CRT/TV Vertical Non-Display Period Register*/
 444         {S1DREG_CRT_VRTC_START,         0x09},  /* CRT/TV VRTC Start Position Register*/
 445         {S1DREG_CRT_VRTC_PWIDTH,        0x01},  /* CRT/TV VRTC Pulse Width Register*/
 446         {S1DREG_TV_OUT_CTL,             0x18},  /* TV Output Control Register */
 447         {S1DREG_CRT_DISP_MODE,          0x05},  /* CRT/TV Display Mode Register, 16BPP*/
 448         {S1DREG_CRT_DISP_START0,        0x00},  /* CRT/TV Display Start Address Register 0*/
 449         {S1DREG_CRT_DISP_START1,        0x00},  /* CRT/TV Display Start Address Register 1*/
 450         {S1DREG_CRT_DISP_START2,        0x00},  /* CRT/TV Display Start Address Register 2*/
 451         {S1DREG_CRT_MEM_OFF0,           0x80},  /* CRT/TV Memory Address Offset Register 0*/
 452         {S1DREG_CRT_MEM_OFF1,           0x02},  /* CRT/TV Memory Address Offset Register 1*/
 453         {S1DREG_CRT_PIX_PAN,            0x00},  /* CRT/TV Pixel Panning Register*/
 454         {S1DREG_CRT_DISP_FIFO_HTC,      0x00},  /* CRT/TV Display FIFO High Threshold Control Register*/
 455         {S1DREG_CRT_DISP_FIFO_LTC,      0x00},  /* CRT/TV Display FIFO Low Threshold Control Register*/
 456         {S1DREG_LCD_CUR_CTL,            0x00},  /* LCD Ink/Cursor Control Register*/
 457         {S1DREG_LCD_CUR_START,          0x01},  /* LCD Ink/Cursor Start Address Register*/
 458         {S1DREG_LCD_CUR_XPOS0,          0x00},  /* LCD Cursor X Position Register 0*/
 459         {S1DREG_LCD_CUR_XPOS1,          0x00},  /* LCD Cursor X Position Register 1*/
 460         {S1DREG_LCD_CUR_YPOS0,          0x00},  /* LCD Cursor Y Position Register 0*/
 461         {S1DREG_LCD_CUR_YPOS1,          0x00},  /* LCD Cursor Y Position Register 1*/
 462         {S1DREG_LCD_CUR_BCTL0,          0x00},  /* LCD Ink/Cursor Blue Color 0 Register*/
 463         {S1DREG_LCD_CUR_GCTL0,          0x00},  /* LCD Ink/Cursor Green Color 0 Register*/
 464         {S1DREG_LCD_CUR_RCTL0,          0x00},  /* LCD Ink/Cursor Red Color 0 Register*/
 465         {S1DREG_LCD_CUR_BCTL1,          0x1F},  /* LCD Ink/Cursor Blue Color 1 Register*/
 466         {S1DREG_LCD_CUR_GCTL1,          0x3F},  /* LCD Ink/Cursor Green Color 1 Register*/
 467         {S1DREG_LCD_CUR_RCTL1,          0x1F},  /* LCD Ink/Cursor Red Color 1 Register*/
 468         {S1DREG_LCD_CUR_FIFO_HTC,       0x00},  /* LCD Ink/Cursor FIFO Threshold Register*/
 469         {S1DREG_CRT_CUR_CTL,            0x00},  /* CRT/TV Ink/Cursor Control Register*/
 470         {S1DREG_CRT_CUR_START,          0x01},  /* CRT/TV Ink/Cursor Start Address Register*/
 471         {S1DREG_CRT_CUR_XPOS0,          0x00},  /* CRT/TV Cursor X Position Register 0*/
 472         {S1DREG_CRT_CUR_XPOS1,          0x00},  /* CRT/TV Cursor X Position Register 1*/
 473         {S1DREG_CRT_CUR_YPOS0,          0x00},  /* CRT/TV Cursor Y Position Register 0*/
 474         {S1DREG_CRT_CUR_YPOS1,          0x00},  /* CRT/TV Cursor Y Position Register 1*/
 475         {S1DREG_CRT_CUR_BCTL0,          0x00},  /* CRT/TV Ink/Cursor Blue Color 0 Register*/
 476         {S1DREG_CRT_CUR_GCTL0,          0x00},  /* CRT/TV Ink/Cursor Green Color 0 Register*/
 477         {S1DREG_CRT_CUR_RCTL0,          0x00},  /* CRT/TV Ink/Cursor Red Color 0 Register*/
 478         {S1DREG_CRT_CUR_BCTL1,          0x1F},  /* CRT/TV Ink/Cursor Blue Color 1 Register*/
 479         {S1DREG_CRT_CUR_GCTL1,          0x3F},  /* CRT/TV Ink/Cursor Green Color 1 Register*/
 480         {S1DREG_CRT_CUR_RCTL1,          0x1F},  /* CRT/TV Ink/Cursor Red Color 1 Register*/
 481         {S1DREG_CRT_CUR_FIFO_HTC,       0x00},  /* CRT/TV Ink/Cursor FIFO Threshold Register*/
 482         {S1DREG_BBLT_CTL0,              0x00},  /* BitBlt Control Register 0*/
 483         {S1DREG_BBLT_CTL1,              0x01},  /* BitBlt Control Register 1*/
 484         {S1DREG_BBLT_CC_EXP,            0x00},  /* BitBlt ROP Code/Color Expansion Register*/
 485         {S1DREG_BBLT_OP,                0x00},  /* BitBlt Operation Register*/
 486         {S1DREG_BBLT_SRC_START0,        0x00},  /* BitBlt Source Start Address Register 0*/
 487         {S1DREG_BBLT_SRC_START1,        0x00},  /* BitBlt Source Start Address Register 1*/
 488         {S1DREG_BBLT_SRC_START2,        0x00},  /* BitBlt Source Start Address Register 2*/
 489         {S1DREG_BBLT_DST_START0,        0x00},  /* BitBlt Destination Start Address Register 0*/
 490         {S1DREG_BBLT_DST_START1,        0x00},  /* BitBlt Destination Start Address Register 1*/
 491         {S1DREG_BBLT_DST_START2,        0x00},  /* BitBlt Destination Start Address Register 2*/
 492         {S1DREG_BBLT_MEM_OFF0,          0x00},  /* BitBlt Memory Address Offset Register 0*/
 493         {S1DREG_BBLT_MEM_OFF1,          0x00},  /* BitBlt Memory Address Offset Register 1*/
 494         {S1DREG_BBLT_WIDTH0,            0x00},  /* BitBlt Width Register 0*/
 495         {S1DREG_BBLT_WIDTH1,            0x00},  /* BitBlt Width Register 1*/
 496         {S1DREG_BBLT_HEIGHT0,           0x00},  /* BitBlt Height Register 0*/
 497         {S1DREG_BBLT_HEIGHT1,           0x00},  /* BitBlt Height Register 1*/
 498         {S1DREG_BBLT_BGC0,              0x00},  /* BitBlt Background Color Register 0*/
 499         {S1DREG_BBLT_BGC1,              0x00},  /* BitBlt Background Color Register 1*/
 500         {S1DREG_BBLT_FGC0,              0x00},  /* BitBlt Foreground Color Register 0*/
 501         {S1DREG_BBLT_FGC1,              0x00},  /* BitBlt Foreground Color Register 1*/
 502         {S1DREG_LKUP_MODE,              0x00},  /* Look-Up Table Mode Register*/
 503         {S1DREG_LKUP_ADDR,              0x00},  /* Look-Up Table Address Register*/
 504         {S1DREG_PS_CNF,                 0x00},  /* Power Save Configuration Register*/
 505         {S1DREG_PS_STATUS,              0x00},  /* Power Save Status Register*/
 506         {S1DREG_CPU2MEM_WDOGT,          0x00},  /* CPU-to-Memory Access Watchdog Timer Register*/
 507         {S1DREG_COM_DISP_MODE,          0x01},  /* Display Mode Register, LCD only*/
 508 };
 509
 510 static struct s1d13xxxfb_pdata yl9200_s1dfb_pdata = {
 511         .initregs               = yl9200_s1dfb_initregs,
 512         .initregssize           = ARRAY_SIZE(yl9200_s1dfb_initregs),
 513         .platform_init_video    = yl9200_init_video,
 514 };
 515
 516 #define YL9200_FB_REG_BASE      AT91_CHIPSELECT_7
 517 #define YL9200_FB_VMEM_BASE     YL9200_FB_REG_BASE + SZ_2M
 518 #define YL9200_FB_VMEM_SIZE     SZ_2M
 519
 520 static struct resource yl9200_s1dfb_resource[] = {
 521         [0] = { /* video mem */
 522                 .name   = "s1d13xxxfb memory",
 523                 .start  = YL9200_FB_VMEM_BASE,
 524                 .end    = YL9200_FB_VMEM_BASE + YL9200_FB_VMEM_SIZE -1,
 525                 .flags  = IORESOURCE_MEM,
 526         },
 527         [1] = { /* video registers */
 528                 .name   = "s1d13xxxfb registers",
 529                 .start  = YL9200_FB_REG_BASE,
 530                 .end    = YL9200_FB_REG_BASE + SZ_512 -1,
 531                 .flags  = IORESOURCE_MEM,
 532         },
 533 };
 534
 535 static u64 s1dfb_dmamask = DMA_BIT_MASK(32);
 536
 537 static struct platform_device yl9200_s1dfb_device = {
 538         .name           = "s1d13806fb",
 539         .id             = -1,
 540         .dev    = {
 541                 .dma_mask               = &s1dfb_dmamask,
 542                 .coherent_dma_mask      = DMA_BIT_MASK(32),
 543                 .platform_data          = &yl9200_s1dfb_pdata,
 544         },
 545         .resource       = yl9200_s1dfb_resource,
 546         .num_resources  = ARRAY_SIZE(yl9200_s1dfb_resource),
 547 };
 548
 549 void __init yl9200_add_device_video(void)
 550 {
 551         platform_device_register(&yl9200_s1dfb_device);
 552 }
 553 #else
 554 void __init yl9200_add_device_video(void) {}
 555 #endif
 556
 557
 558 static void __init yl9200_board_init(void)
 559 {
 560         /* Serial */
 561         at91_add_device_serial();
 562         /* Ethernet */
 563         at91_add_device_eth(&yl9200_eth_data);
 564         /* USB Host */
 565         at91_add_device_usbh(&yl9200_usbh_data);
 566         /* USB Device */
 567         at91_add_device_udc(&yl9200_udc_data);
 568         /* I2C */
 569         at91_add_device_i2c(yl9200_i2c_devices, ARRAY_SIZE(yl9200_i2c_devices));
 570         /* MMC */
 571         at91_add_device_mmc(0, &yl9200_mmc_data);
 572         /* NAND */
 573         at91_add_device_nand(&yl9200_nand_data);
 574         /* NOR Flash */
 575         platform_device_register(&yl9200_flash);
 576 #if defined(CONFIG_SPI_ATMEL) || defined(CONFIG_SPI_ATMEL_MODULE)
 577         /* SPI */
 578         at91_add_device_spi(yl9200_spi_devices, ARRAY_SIZE(yl9200_spi_devices));
 579         /* Touchscreen */
 580         yl9200_add_device_ts();
 581 #endif
 582         /* LEDs. */
 583         at91_gpio_leds(yl9200_leds, ARRAY_SIZE(yl9200_leds));
 584         /* Push Buttons */
 585         yl9200_add_device_buttons();
 586         /* VGA */
 587         yl9200_add_device_video();
 588 }
 589
 590 MACHINE_START(YL9200, "uCdragon YL-9200")
 591         /* Maintainer: S.Birtles */
 592         .timer          = &at91rm9200_timer,
 593         .map_io         = at91_map_io,
 594         .init_early     = yl9200_init_early,
 595         .init_irq       = at91_init_irq_default,
 596         .init_machine   = yl9200_board_init,
 597 MACHINE_END