?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge tag 'gpio-v3.13-3' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw...
[linux-2.6.git] / drivers / gpu / drm / radeon / rv515.c
blob5d1c316115efa31ab7b029de44db66e399322e71
1 /*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28 #include <linux/seq_file.h>
29 #include <linux/slab.h>
30 #include <drm/drmP.h>
31 #include "rv515d.h"
32 #include "radeon.h"
33 #include "radeon_asic.h"
34 #include "atom.h"
35 #include "rv515_reg_safe.h"
36
37 /* This files gather functions specifics to: rv515 */
38 static int rv515_debugfs_pipes_info_init(struct radeon_device *rdev);
39 static int rv515_debugfs_ga_info_init(struct radeon_device *rdev);
40 static void rv515_gpu_init(struct radeon_device *rdev);
41 int rv515_mc_wait_for_idle(struct radeon_device *rdev);
42
43 static const u32 crtc_offsets[2] =
44 {
45 0,
46 AVIVO_D2CRTC_H_TOTAL - AVIVO_D1CRTC_H_TOTAL
47 };
48
49 void rv515_debugfs(struct radeon_device *rdev)
50 {
51 if (r100_debugfs_rbbm_init(rdev)) {
52 DRM_ERROR("Failed to register debugfs file for RBBM !\n");
53 }
54 if (rv515_debugfs_pipes_info_init(rdev)) {
55 DRM_ERROR("Failed to register debugfs file for pipes !\n");
56 }
57 if (rv515_debugfs_ga_info_init(rdev)) {
58 DRM_ERROR("Failed to register debugfs file for pipes !\n");
59 }
60 }
61
62 void rv515_ring_start(struct radeon_device *rdev, struct radeon_ring *ring)
63 {
64 int r;
65
66 r = radeon_ring_lock(rdev, ring, 64);
67 if (r) {
68 return;
69 }
70 radeon_ring_write(ring, PACKET0(ISYNC_CNTL, 0));
71 radeon_ring_write(ring,
72 ISYNC_ANY2D_IDLE3D |
73 ISYNC_ANY3D_IDLE2D |
74 ISYNC_WAIT_IDLEGUI |
75 ISYNC_CPSCRATCH_IDLEGUI);
76 radeon_ring_write(ring, PACKET0(WAIT_UNTIL, 0));
77 radeon_ring_write(ring, WAIT_2D_IDLECLEAN | WAIT_3D_IDLECLEAN);
78 radeon_ring_write(ring, PACKET0(R300_DST_PIPE_CONFIG, 0));
79 radeon_ring_write(ring, R300_PIPE_AUTO_CONFIG);
80 radeon_ring_write(ring, PACKET0(GB_SELECT, 0));
81 radeon_ring_write(ring, 0);
82 radeon_ring_write(ring, PACKET0(GB_ENABLE, 0));
83 radeon_ring_write(ring, 0);
84 radeon_ring_write(ring, PACKET0(R500_SU_REG_DEST, 0));
85 radeon_ring_write(ring, (1 << rdev->num_gb_pipes) - 1);
86 radeon_ring_write(ring, PACKET0(VAP_INDEX_OFFSET, 0));
87 radeon_ring_write(ring, 0);
88 radeon_ring_write(ring, PACKET0(RB3D_DSTCACHE_CTLSTAT, 0));
89 radeon_ring_write(ring, RB3D_DC_FLUSH | RB3D_DC_FREE);
90 radeon_ring_write(ring, PACKET0(ZB_ZCACHE_CTLSTAT, 0));
91 radeon_ring_write(ring, ZC_FLUSH | ZC_FREE);
92 radeon_ring_write(ring, PACKET0(WAIT_UNTIL, 0));
93 radeon_ring_write(ring, WAIT_2D_IDLECLEAN | WAIT_3D_IDLECLEAN);
94 radeon_ring_write(ring, PACKET0(GB_AA_CONFIG, 0));
95 radeon_ring_write(ring, 0);
96 radeon_ring_write(ring, PACKET0(RB3D_DSTCACHE_CTLSTAT, 0));
97 radeon_ring_write(ring, RB3D_DC_FLUSH | RB3D_DC_FREE);
98 radeon_ring_write(ring, PACKET0(ZB_ZCACHE_CTLSTAT, 0));
99 radeon_ring_write(ring, ZC_FLUSH | ZC_FREE);
100 radeon_ring_write(ring, PACKET0(GB_MSPOS0, 0));
101 radeon_ring_write(ring,
102 ((6 << MS_X0_SHIFT) |
103 (6 << MS_Y0_SHIFT) |
104 (6 << MS_X1_SHIFT) |
105 (6 << MS_Y1_SHIFT) |
106 (6 << MS_X2_SHIFT) |
107 (6 << MS_Y2_SHIFT) |
108 (6 << MSBD0_Y_SHIFT) |
109 (6 << MSBD0_X_SHIFT)));
110 radeon_ring_write(ring, PACKET0(GB_MSPOS1, 0));
111 radeon_ring_write(ring,
112 ((6 << MS_X3_SHIFT) |
113 (6 << MS_Y3_SHIFT) |
114 (6 << MS_X4_SHIFT) |
115 (6 << MS_Y4_SHIFT) |
116 (6 << MS_X5_SHIFT) |
117 (6 << MS_Y5_SHIFT) |
118 (6 << MSBD1_SHIFT)));
119 radeon_ring_write(ring, PACKET0(GA_ENHANCE, 0));
120 radeon_ring_write(ring, GA_DEADLOCK_CNTL | GA_FASTSYNC_CNTL);
121 radeon_ring_write(ring, PACKET0(GA_POLY_MODE, 0));
122 radeon_ring_write(ring, FRONT_PTYPE_TRIANGE | BACK_PTYPE_TRIANGE);
123 radeon_ring_write(ring, PACKET0(GA_ROUND_MODE, 0));
124 radeon_ring_write(ring, GEOMETRY_ROUND_NEAREST | COLOR_ROUND_NEAREST);
125 radeon_ring_write(ring, PACKET0(0x20C8, 0));
126 radeon_ring_write(ring, 0);
127 radeon_ring_unlock_commit(rdev, ring);
128 }
129
130 int rv515_mc_wait_for_idle(struct radeon_device *rdev)
131 {
132 unsigned i;
133 uint32_t tmp;
134
135 for (i = 0; i < rdev->usec_timeout; i++) {
136 /* read MC_STATUS */
137 tmp = RREG32_MC(MC_STATUS);
138 if (tmp & MC_STATUS_IDLE) {
139 return 0;
140 }
141 DRM_UDELAY(1);
142 }
143 return -1;
144 }
145
146 void rv515_vga_render_disable(struct radeon_device *rdev)
147 {
148 WREG32(R_000300_VGA_RENDER_CONTROL,
149 RREG32(R_000300_VGA_RENDER_CONTROL) & C_000300_VGA_VSTATUS_CNTL);
150 }
151
152 static void rv515_gpu_init(struct radeon_device *rdev)
153 {
154 unsigned pipe_select_current, gb_pipe_select, tmp;
155
156 if (r100_gui_wait_for_idle(rdev)) {
157 printk(KERN_WARNING "Failed to wait GUI idle while "
158 "resetting GPU. Bad things might happen.\n");
159 }
160 rv515_vga_render_disable(rdev);
161 r420_pipes_init(rdev);
162 gb_pipe_select = RREG32(R400_GB_PIPE_SELECT);
163 tmp = RREG32(R300_DST_PIPE_CONFIG);
164 pipe_select_current = (tmp >> 2) & 3;
165 tmp = (1 << pipe_select_current) |
166 (((gb_pipe_select >> 8) & 0xF) << 4);
167 WREG32_PLL(0x000D, tmp);
168 if (r100_gui_wait_for_idle(rdev)) {
169 printk(KERN_WARNING "Failed to wait GUI idle while "
170 "resetting GPU. Bad things might happen.\n");
171 }
172 if (rv515_mc_wait_for_idle(rdev)) {
173 printk(KERN_WARNING "Failed to wait MC idle while "
174 "programming pipes. Bad things might happen.\n");
175 }
176 }
177
178 static void rv515_vram_get_type(struct radeon_device *rdev)
179 {
180 uint32_t tmp;
181
182 rdev->mc.vram_width = 128;
183 rdev->mc.vram_is_ddr = true;
184 tmp = RREG32_MC(RV515_MC_CNTL) & MEM_NUM_CHANNELS_MASK;
185 switch (tmp) {
186 case 0:
187 rdev->mc.vram_width = 64;
188 break;
189 case 1:
190 rdev->mc.vram_width = 128;
191 break;
192 default:
193 rdev->mc.vram_width = 128;
194 break;
195 }
196 }
197
198 static void rv515_mc_init(struct radeon_device *rdev)
199 {
200
201 rv515_vram_get_type(rdev);
202 r100_vram_init_sizes(rdev);
203 radeon_vram_location(rdev, &rdev->mc, 0);
204 rdev->mc.gtt_base_align = 0;
205 if (!(rdev->flags & RADEON_IS_AGP))
206 radeon_gtt_location(rdev, &rdev->mc);
207 radeon_update_bandwidth_info(rdev);
208 }
209
210 uint32_t rv515_mc_rreg(struct radeon_device *rdev, uint32_t reg)
211 {
212 unsigned long flags;
213 uint32_t r;
214
215 spin_lock_irqsave(&rdev->mc_idx_lock, flags);
216 WREG32(MC_IND_INDEX, 0x7f0000 | (reg & 0xffff));
217 r = RREG32(MC_IND_DATA);
218 WREG32(MC_IND_INDEX, 0);
219 spin_unlock_irqrestore(&rdev->mc_idx_lock, flags);
220
221 return r;
222 }
223
224 void rv515_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
225 {
226 unsigned long flags;
227
228 spin_lock_irqsave(&rdev->mc_idx_lock, flags);
229 WREG32(MC_IND_INDEX, 0xff0000 | ((reg) & 0xffff));
230 WREG32(MC_IND_DATA, (v));
231 WREG32(MC_IND_INDEX, 0);
232 spin_unlock_irqrestore(&rdev->mc_idx_lock, flags);
233 }
234
235 #if defined(CONFIG_DEBUG_FS)
236 static int rv515_debugfs_pipes_info(struct seq_file *m, void *data)
237 {
238 struct drm_info_node *node = (struct drm_info_node *) m->private;
239 struct drm_device *dev = node->minor->dev;
240 struct radeon_device *rdev = dev->dev_private;
241 uint32_t tmp;
242
243 tmp = RREG32(GB_PIPE_SELECT);
244 seq_printf(m, "GB_PIPE_SELECT 0x%08x\n", tmp);
245 tmp = RREG32(SU_REG_DEST);
246 seq_printf(m, "SU_REG_DEST 0x%08x\n", tmp);
247 tmp = RREG32(GB_TILE_CONFIG);
248 seq_printf(m, "GB_TILE_CONFIG 0x%08x\n", tmp);
249 tmp = RREG32(DST_PIPE_CONFIG);
250 seq_printf(m, "DST_PIPE_CONFIG 0x%08x\n", tmp);
251 return 0;
252 }
253
254 static int rv515_debugfs_ga_info(struct seq_file *m, void *data)
255 {
256 struct drm_info_node *node = (struct drm_info_node *) m->private;
257 struct drm_device *dev = node->minor->dev;
258 struct radeon_device *rdev = dev->dev_private;
259 uint32_t tmp;
260
261 tmp = RREG32(0x2140);
262 seq_printf(m, "VAP_CNTL_STATUS 0x%08x\n", tmp);
263 radeon_asic_reset(rdev);
264 tmp = RREG32(0x425C);
265 seq_printf(m, "GA_IDLE 0x%08x\n", tmp);
266 return 0;
267 }
268
269 static struct drm_info_list rv515_pipes_info_list[] = {
270 {"rv515_pipes_info", rv515_debugfs_pipes_info, 0, NULL},
271 };
272
273 static struct drm_info_list rv515_ga_info_list[] = {
274 {"rv515_ga_info", rv515_debugfs_ga_info, 0, NULL},
275 };
276 #endif
277
278 static int rv515_debugfs_pipes_info_init(struct radeon_device *rdev)
279 {
280 #if defined(CONFIG_DEBUG_FS)
281 return radeon_debugfs_add_files(rdev, rv515_pipes_info_list, 1);
282 #else
283 return 0;
284 #endif
285 }
286
287 static int rv515_debugfs_ga_info_init(struct radeon_device *rdev)
288 {
289 #if defined(CONFIG_DEBUG_FS)
290 return radeon_debugfs_add_files(rdev, rv515_ga_info_list, 1);
291 #else
292 return 0;
293 #endif
294 }
295
296 void rv515_mc_stop(struct radeon_device *rdev, struct rv515_mc_save *save)
297 {
298 u32 crtc_enabled, tmp, frame_count, blackout;
299 int i, j;
300
301 save->vga_render_control = RREG32(R_000300_VGA_RENDER_CONTROL);
302 save->vga_hdp_control = RREG32(R_000328_VGA_HDP_CONTROL);
303
304 /* disable VGA render */
305 WREG32(R_000300_VGA_RENDER_CONTROL, 0);
306 /* blank the display controllers */
307 for (i = 0; i < rdev->num_crtc; i++) {
308 crtc_enabled = RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i]) & AVIVO_CRTC_EN;
309 if (crtc_enabled) {
310 save->crtc_enabled[i] = true;
311 tmp = RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i]);
312 if (!(tmp & AVIVO_CRTC_DISP_READ_REQUEST_DISABLE)) {
313 radeon_wait_for_vblank(rdev, i);
314 WREG32(AVIVO_D1CRTC_UPDATE_LOCK + crtc_offsets[i], 1);
315 tmp |= AVIVO_CRTC_DISP_READ_REQUEST_DISABLE;
316 WREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i], tmp);
317 WREG32(AVIVO_D1CRTC_UPDATE_LOCK + crtc_offsets[i], 0);
318 }
319 /* wait for the next frame */
320 frame_count = radeon_get_vblank_counter(rdev, i);
321 for (j = 0; j < rdev->usec_timeout; j++) {
322 if (radeon_get_vblank_counter(rdev, i) != frame_count)
323 break;
324 udelay(1);
325 }
326
327 /* XXX this is a hack to avoid strange behavior with EFI on certain systems */
328 WREG32(AVIVO_D1CRTC_UPDATE_LOCK + crtc_offsets[i], 1);
329 tmp = RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i]);
330 tmp &= ~AVIVO_CRTC_EN;
331 WREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i], tmp);
332 WREG32(AVIVO_D1CRTC_UPDATE_LOCK + crtc_offsets[i], 0);
333 save->crtc_enabled[i] = false;
334 /* ***** */
335 } else {
336 save->crtc_enabled[i] = false;
337 }
338 }
339
340 radeon_mc_wait_for_idle(rdev);
341
342 if (rdev->family >= CHIP_R600) {
343 if (rdev->family >= CHIP_RV770)
344 blackout = RREG32(R700_MC_CITF_CNTL);
345 else
346 blackout = RREG32(R600_CITF_CNTL);
347 if ((blackout & R600_BLACKOUT_MASK) != R600_BLACKOUT_MASK) {
348 /* Block CPU access */
349 WREG32(R600_BIF_FB_EN, 0);
350 /* blackout the MC */
351 blackout |= R600_BLACKOUT_MASK;
352 if (rdev->family >= CHIP_RV770)
353 WREG32(R700_MC_CITF_CNTL, blackout);
354 else
355 WREG32(R600_CITF_CNTL, blackout);
356 }
357 }
358 /* wait for the MC to settle */
359 udelay(100);
360
361 /* lock double buffered regs */
362 for (i = 0; i < rdev->num_crtc; i++) {
363 if (save->crtc_enabled[i]) {
364 tmp = RREG32(AVIVO_D1GRPH_UPDATE + crtc_offsets[i]);
365 if (!(tmp & AVIVO_D1GRPH_UPDATE_LOCK)) {
366 tmp |= AVIVO_D1GRPH_UPDATE_LOCK;
367 WREG32(AVIVO_D1GRPH_UPDATE + crtc_offsets[i], tmp);
368 }
369 tmp = RREG32(AVIVO_D1MODE_MASTER_UPDATE_LOCK + crtc_offsets[i]);
370 if (!(tmp & 1)) {
371 tmp |= 1;
372 WREG32(AVIVO_D1MODE_MASTER_UPDATE_LOCK + crtc_offsets[i], tmp);
373 }
374 }
375 }
376 }
377
378 void rv515_mc_resume(struct radeon_device *rdev, struct rv515_mc_save *save)
379 {
380 u32 tmp, frame_count;
381 int i, j;
382
383 /* update crtc base addresses */
384 for (i = 0; i < rdev->num_crtc; i++) {
385 if (rdev->family >= CHIP_RV770) {
386 if (i == 0) {
387 WREG32(R700_D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH,
388 upper_32_bits(rdev->mc.vram_start));
389 WREG32(R700_D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH,
390 upper_32_bits(rdev->mc.vram_start));
391 } else {
392 WREG32(R700_D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH,
393 upper_32_bits(rdev->mc.vram_start));
394 WREG32(R700_D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH,
395 upper_32_bits(rdev->mc.vram_start));
396 }
397 }
398 WREG32(R_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS + crtc_offsets[i],
399 (u32)rdev->mc.vram_start);
400 WREG32(R_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS + crtc_offsets[i],
401 (u32)rdev->mc.vram_start);
402 }
403 WREG32(R_000310_VGA_MEMORY_BASE_ADDRESS, (u32)rdev->mc.vram_start);
404
405 /* unlock regs and wait for update */
406 for (i = 0; i < rdev->num_crtc; i++) {
407 if (save->crtc_enabled[i]) {
408 tmp = RREG32(AVIVO_D1MODE_MASTER_UPDATE_MODE + crtc_offsets[i]);
409 if ((tmp & 0x3) != 0) {
410 tmp &= ~0x3;
411 WREG32(AVIVO_D1MODE_MASTER_UPDATE_MODE + crtc_offsets[i], tmp);
412 }
413 tmp = RREG32(AVIVO_D1GRPH_UPDATE + crtc_offsets[i]);
414 if (tmp & AVIVO_D1GRPH_UPDATE_LOCK) {
415 tmp &= ~AVIVO_D1GRPH_UPDATE_LOCK;
416 WREG32(AVIVO_D1GRPH_UPDATE + crtc_offsets[i], tmp);
417 }
418 tmp = RREG32(AVIVO_D1MODE_MASTER_UPDATE_LOCK + crtc_offsets[i]);
419 if (tmp & 1) {
420 tmp &= ~1;
421 WREG32(AVIVO_D1MODE_MASTER_UPDATE_LOCK + crtc_offsets[i], tmp);
422 }
423 for (j = 0; j < rdev->usec_timeout; j++) {
424 tmp = RREG32(AVIVO_D1GRPH_UPDATE + crtc_offsets[i]);
425 if ((tmp & AVIVO_D1GRPH_SURFACE_UPDATE_PENDING) == 0)
426 break;
427 udelay(1);
428 }
429 }
430 }
431
432 if (rdev->family >= CHIP_R600) {
433 /* unblackout the MC */
434 if (rdev->family >= CHIP_RV770)
435 tmp = RREG32(R700_MC_CITF_CNTL);
436 else
437 tmp = RREG32(R600_CITF_CNTL);
438 tmp &= ~R600_BLACKOUT_MASK;
439 if (rdev->family >= CHIP_RV770)
440 WREG32(R700_MC_CITF_CNTL, tmp);
441 else
442 WREG32(R600_CITF_CNTL, tmp);
443 /* allow CPU access */
444 WREG32(R600_BIF_FB_EN, R600_FB_READ_EN | R600_FB_WRITE_EN);
445 }
446
447 for (i = 0; i < rdev->num_crtc; i++) {
448 if (save->crtc_enabled[i]) {
449 tmp = RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i]);
450 tmp &= ~AVIVO_CRTC_DISP_READ_REQUEST_DISABLE;
451 WREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i], tmp);
452 /* wait for the next frame */
453 frame_count = radeon_get_vblank_counter(rdev, i);
454 for (j = 0; j < rdev->usec_timeout; j++) {
455 if (radeon_get_vblank_counter(rdev, i) != frame_count)
456 break;
457 udelay(1);
458 }
459 }
460 }
461 /* Unlock vga access */
462 WREG32(R_000328_VGA_HDP_CONTROL, save->vga_hdp_control);
463 mdelay(1);
464 WREG32(R_000300_VGA_RENDER_CONTROL, save->vga_render_control);
465 }
466
467 static void rv515_mc_program(struct radeon_device *rdev)
468 {
469 struct rv515_mc_save save;
470
471 /* Stops all mc clients */
472 rv515_mc_stop(rdev, &save);
473
474 /* Wait for mc idle */
475 if (rv515_mc_wait_for_idle(rdev))
476 dev_warn(rdev->dev, "Wait MC idle timeout before updating MC.\n");
477 /* Write VRAM size in case we are limiting it */
478 WREG32(R_0000F8_CONFIG_MEMSIZE, rdev->mc.real_vram_size);
479 /* Program MC, should be a 32bits limited address space */
480 WREG32_MC(R_000001_MC_FB_LOCATION,
481 S_000001_MC_FB_START(rdev->mc.vram_start >> 16) |
482 S_000001_MC_FB_TOP(rdev->mc.vram_end >> 16));
483 WREG32(R_000134_HDP_FB_LOCATION,
484 S_000134_HDP_FB_START(rdev->mc.vram_start >> 16));
485 if (rdev->flags & RADEON_IS_AGP) {
486 WREG32_MC(R_000002_MC_AGP_LOCATION,
487 S_000002_MC_AGP_START(rdev->mc.gtt_start >> 16) |
488 S_000002_MC_AGP_TOP(rdev->mc.gtt_end >> 16));
489 WREG32_MC(R_000003_MC_AGP_BASE, lower_32_bits(rdev->mc.agp_base));
490 WREG32_MC(R_000004_MC_AGP_BASE_2,
491 S_000004_AGP_BASE_ADDR_2(upper_32_bits(rdev->mc.agp_base)));
492 } else {
493 WREG32_MC(R_000002_MC_AGP_LOCATION, 0xFFFFFFFF);
494 WREG32_MC(R_000003_MC_AGP_BASE, 0);
495 WREG32_MC(R_000004_MC_AGP_BASE_2, 0);
496 }
497
498 rv515_mc_resume(rdev, &save);
499 }
500
501 void rv515_clock_startup(struct radeon_device *rdev)
502 {
503 if (radeon_dynclks != -1 && radeon_dynclks)
504 radeon_atom_set_clock_gating(rdev, 1);
505 /* We need to force on some of the block */
506 WREG32_PLL(R_00000F_CP_DYN_CNTL,
507 RREG32_PLL(R_00000F_CP_DYN_CNTL) | S_00000F_CP_FORCEON(1));
508 WREG32_PLL(R_000011_E2_DYN_CNTL,
509 RREG32_PLL(R_000011_E2_DYN_CNTL) | S_000011_E2_FORCEON(1));
510 WREG32_PLL(R_000013_IDCT_DYN_CNTL,
511 RREG32_PLL(R_000013_IDCT_DYN_CNTL) | S_000013_IDCT_FORCEON(1));
512 }
513
514 static int rv515_startup(struct radeon_device *rdev)
515 {
516 int r;
517
518 rv515_mc_program(rdev);
519 /* Resume clock */
520 rv515_clock_startup(rdev);
521 /* Initialize GPU configuration (# pipes, ...) */
522 rv515_gpu_init(rdev);
523 /* Initialize GART (initialize after TTM so we can allocate
524 * memory through TTM but finalize after TTM) */
525 if (rdev->flags & RADEON_IS_PCIE) {
526 r = rv370_pcie_gart_enable(rdev);
527 if (r)
528 return r;
529 }
530
531 /* allocate wb buffer */
532 r = radeon_wb_init(rdev);
533 if (r)
534 return r;
535
536 r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);
537 if (r) {
538 dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r);
539 return r;
540 }
541
542 /* Enable IRQ */
543 if (!rdev->irq.installed) {
544 r = radeon_irq_kms_init(rdev);
545 if (r)
546 return r;
547 }
548
549 rs600_irq_set(rdev);
550 rdev->config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL);
551 /* 1M ring buffer */
552 r = r100_cp_init(rdev, 1024 * 1024);
553 if (r) {
554 dev_err(rdev->dev, "failed initializing CP (%d).\n", r);
555 return r;
556 }
557
558 r = radeon_ib_pool_init(rdev);
559 if (r) {
560 dev_err(rdev->dev, "IB initialization failed (%d).\n", r);
561 return r;
562 }
563
564 return 0;
565 }
566
567 int rv515_resume(struct radeon_device *rdev)
568 {
569 int r;
570
571 /* Make sur GART are not working */
572 if (rdev->flags & RADEON_IS_PCIE)
573 rv370_pcie_gart_disable(rdev);
574 /* Resume clock before doing reset */
575 rv515_clock_startup(rdev);
576 /* Reset gpu before posting otherwise ATOM will enter infinite loop */
577 if (radeon_asic_reset(rdev)) {
578 dev_warn(rdev->dev, "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n",
579 RREG32(R_000E40_RBBM_STATUS),
580 RREG32(R_0007C0_CP_STAT));
581 }
582 /* post */
583 atom_asic_init(rdev->mode_info.atom_context);
584 /* Resume clock after posting */
585 rv515_clock_startup(rdev);
586 /* Initialize surface registers */
587 radeon_surface_init(rdev);
588
589 rdev->accel_working = true;
590 r = rv515_startup(rdev);
591 if (r) {
592 rdev->accel_working = false;
593 }
594 return r;
595 }
596
597 int rv515_suspend(struct radeon_device *rdev)
598 {
599 r100_cp_disable(rdev);
600 radeon_wb_disable(rdev);
601 rs600_irq_disable(rdev);
602 if (rdev->flags & RADEON_IS_PCIE)
603 rv370_pcie_gart_disable(rdev);
604 return 0;
605 }
606
607 void rv515_set_safe_registers(struct radeon_device *rdev)
608 {
609 rdev->config.r300.reg_safe_bm = rv515_reg_safe_bm;
610 rdev->config.r300.reg_safe_bm_size = ARRAY_SIZE(rv515_reg_safe_bm);
611 }
612
613 void rv515_fini(struct radeon_device *rdev)
614 {
615 r100_cp_fini(rdev);
616 radeon_wb_fini(rdev);
617 radeon_ib_pool_fini(rdev);
618 radeon_gem_fini(rdev);
619 rv370_pcie_gart_fini(rdev);
620 radeon_agp_fini(rdev);
621 radeon_irq_kms_fini(rdev);
622 radeon_fence_driver_fini(rdev);
623 radeon_bo_fini(rdev);
624 radeon_atombios_fini(rdev);
625 kfree(rdev->bios);
626 rdev->bios = NULL;
627 }
628
629 int rv515_init(struct radeon_device *rdev)
630 {
631 int r;
632
633 /* Initialize scratch registers */
634 radeon_scratch_init(rdev);
635 /* Initialize surface registers */
636 radeon_surface_init(rdev);
637 /* TODO: disable VGA need to use VGA request */
638 /* restore some register to sane defaults */
639 r100_restore_sanity(rdev);
640 /* BIOS*/
641 if (!radeon_get_bios(rdev)) {
642 if (ASIC_IS_AVIVO(rdev))
643 return -EINVAL;
644 }
645 if (rdev->is_atom_bios) {
646 r = radeon_atombios_init(rdev);
647 if (r)
648 return r;
649 } else {
650 dev_err(rdev->dev, "Expecting atombios for RV515 GPU\n");
651 return -EINVAL;
652 }
653 /* Reset gpu before posting otherwise ATOM will enter infinite loop */
654 if (radeon_asic_reset(rdev)) {
655 dev_warn(rdev->dev,
656 "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n",
657 RREG32(R_000E40_RBBM_STATUS),
658 RREG32(R_0007C0_CP_STAT));
659 }
660 /* check if cards are posted or not */
661 if (radeon_boot_test_post_card(rdev) == false)
662 return -EINVAL;
663 /* Initialize clocks */
664 radeon_get_clock_info(rdev->ddev);
665 /* initialize AGP */
666 if (rdev->flags & RADEON_IS_AGP) {
667 r = radeon_agp_init(rdev);
668 if (r) {
669 radeon_agp_disable(rdev);
670 }
671 }
672 /* initialize memory controller */
673 rv515_mc_init(rdev);
674 rv515_debugfs(rdev);
675 /* Fence driver */
676 r = radeon_fence_driver_init(rdev);
677 if (r)
678 return r;
679 /* Memory manager */
680 r = radeon_bo_init(rdev);
681 if (r)
682 return r;
683 r = rv370_pcie_gart_init(rdev);
684 if (r)
685 return r;
686 rv515_set_safe_registers(rdev);
687
688 rdev->accel_working = true;
689 r = rv515_startup(rdev);
690 if (r) {
691 /* Somethings want wront with the accel init stop accel */
692 dev_err(rdev->dev, "Disabling GPU acceleration\n");
693 r100_cp_fini(rdev);
694 radeon_wb_fini(rdev);
695 radeon_ib_pool_fini(rdev);
696 radeon_irq_kms_fini(rdev);
697 rv370_pcie_gart_fini(rdev);
698 radeon_agp_fini(rdev);
699 rdev->accel_working = false;
700 }
701 return 0;
702 }
703
704 void atom_rv515_force_tv_scaler(struct radeon_device *rdev, struct radeon_crtc *crtc)
705 {
706 int index_reg = 0x6578 + crtc->crtc_offset;
707 int data_reg = 0x657c + crtc->crtc_offset;
708
709 WREG32(0x659C + crtc->crtc_offset, 0x0);
710 WREG32(0x6594 + crtc->crtc_offset, 0x705);
711 WREG32(0x65A4 + crtc->crtc_offset, 0x10001);
712 WREG32(0x65D8 + crtc->crtc_offset, 0x0);
713 WREG32(0x65B0 + crtc->crtc_offset, 0x0);
714 WREG32(0x65C0 + crtc->crtc_offset, 0x0);
715 WREG32(0x65D4 + crtc->crtc_offset, 0x0);
716 WREG32(index_reg, 0x0);
717 WREG32(data_reg, 0x841880A8);
718 WREG32(index_reg, 0x1);
719 WREG32(data_reg, 0x84208680);
720 WREG32(index_reg, 0x2);
721 WREG32(data_reg, 0xBFF880B0);
722 WREG32(index_reg, 0x100);
723 WREG32(data_reg, 0x83D88088);
724 WREG32(index_reg, 0x101);
725 WREG32(data_reg, 0x84608680);
726 WREG32(index_reg, 0x102);
727 WREG32(data_reg, 0xBFF080D0);
728 WREG32(index_reg, 0x200);
729 WREG32(data_reg, 0x83988068);
730 WREG32(index_reg, 0x201);
731 WREG32(data_reg, 0x84A08680);
732 WREG32(index_reg, 0x202);
733 WREG32(data_reg, 0xBFF080F8);
734 WREG32(index_reg, 0x300);
735 WREG32(data_reg, 0x83588058);
736 WREG32(index_reg, 0x301);
737 WREG32(data_reg, 0x84E08660);
738 WREG32(index_reg, 0x302);
739 WREG32(data_reg, 0xBFF88120);
740 WREG32(index_reg, 0x400);
741 WREG32(data_reg, 0x83188040);
742 WREG32(index_reg, 0x401);
743 WREG32(data_reg, 0x85008660);
744 WREG32(index_reg, 0x402);
745 WREG32(data_reg, 0xBFF88150);
746 WREG32(index_reg, 0x500);
747 WREG32(data_reg, 0x82D88030);
748 WREG32(index_reg, 0x501);
749 WREG32(data_reg, 0x85408640);
750 WREG32(index_reg, 0x502);
751 WREG32(data_reg, 0xBFF88180);
752 WREG32(index_reg, 0x600);
753 WREG32(data_reg, 0x82A08018);
754 WREG32(index_reg, 0x601);
755 WREG32(data_reg, 0x85808620);
756 WREG32(index_reg, 0x602);
757 WREG32(data_reg, 0xBFF081B8);
758 WREG32(index_reg, 0x700);
759 WREG32(data_reg, 0x82608010);
760 WREG32(index_reg, 0x701);
761 WREG32(data_reg, 0x85A08600);
762 WREG32(index_reg, 0x702);
763 WREG32(data_reg, 0x800081F0);
764 WREG32(index_reg, 0x800);
765 WREG32(data_reg, 0x8228BFF8);
766 WREG32(index_reg, 0x801);
767 WREG32(data_reg, 0x85E085E0);
768 WREG32(index_reg, 0x802);
769 WREG32(data_reg, 0xBFF88228);
770 WREG32(index_reg, 0x10000);
771 WREG32(data_reg, 0x82A8BF00);
772 WREG32(index_reg, 0x10001);
773 WREG32(data_reg, 0x82A08CC0);
774 WREG32(index_reg, 0x10002);
775 WREG32(data_reg, 0x8008BEF8);
776 WREG32(index_reg, 0x10100);
777 WREG32(data_reg, 0x81F0BF28);
778 WREG32(index_reg, 0x10101);
779 WREG32(data_reg, 0x83608CA0);
780 WREG32(index_reg, 0x10102);
781 WREG32(data_reg, 0x8018BED0);
782 WREG32(index_reg, 0x10200);
783 WREG32(data_reg, 0x8148BF38);
784 WREG32(index_reg, 0x10201);
785 WREG32(data_reg, 0x84408C80);
786 WREG32(index_reg, 0x10202);
787 WREG32(data_reg, 0x8008BEB8);
788 WREG32(index_reg, 0x10300);
789 WREG32(data_reg, 0x80B0BF78);
790 WREG32(index_reg, 0x10301);
791 WREG32(data_reg, 0x85008C20);
792 WREG32(index_reg, 0x10302);
793 WREG32(data_reg, 0x8020BEA0);
794 WREG32(index_reg, 0x10400);
795 WREG32(data_reg, 0x8028BF90);
796 WREG32(index_reg, 0x10401);
797 WREG32(data_reg, 0x85E08BC0);
798 WREG32(index_reg, 0x10402);
799 WREG32(data_reg, 0x8018BE90);
800 WREG32(index_reg, 0x10500);
801 WREG32(data_reg, 0xBFB8BFB0);
802 WREG32(index_reg, 0x10501);
803 WREG32(data_reg, 0x86C08B40);
804 WREG32(index_reg, 0x10502);
805 WREG32(data_reg, 0x8010BE90);
806 WREG32(index_reg, 0x10600);
807 WREG32(data_reg, 0xBF58BFC8);
808 WREG32(index_reg, 0x10601);
809 WREG32(data_reg, 0x87A08AA0);
810 WREG32(index_reg, 0x10602);
811 WREG32(data_reg, 0x8010BE98);
812 WREG32(index_reg, 0x10700);
813 WREG32(data_reg, 0xBF10BFF0);
814 WREG32(index_reg, 0x10701);
815 WREG32(data_reg, 0x886089E0);
816 WREG32(index_reg, 0x10702);
817 WREG32(data_reg, 0x8018BEB0);
818 WREG32(index_reg, 0x10800);
819 WREG32(data_reg, 0xBED8BFE8);
820 WREG32(index_reg, 0x10801);
821 WREG32(data_reg, 0x89408940);
822 WREG32(index_reg, 0x10802);
823 WREG32(data_reg, 0xBFE8BED8);
824 WREG32(index_reg, 0x20000);
825 WREG32(data_reg, 0x80008000);
826 WREG32(index_reg, 0x20001);
827 WREG32(data_reg, 0x90008000);
828 WREG32(index_reg, 0x20002);
829 WREG32(data_reg, 0x80008000);
830 WREG32(index_reg, 0x20003);
831 WREG32(data_reg, 0x80008000);
832 WREG32(index_reg, 0x20100);
833 WREG32(data_reg, 0x80108000);
834 WREG32(index_reg, 0x20101);
835 WREG32(data_reg, 0x8FE0BF70);
836 WREG32(index_reg, 0x20102);
837 WREG32(data_reg, 0xBFE880C0);
838 WREG32(index_reg, 0x20103);
839 WREG32(data_reg, 0x80008000);
840 WREG32(index_reg, 0x20200);
841 WREG32(data_reg, 0x8018BFF8);
842 WREG32(index_reg, 0x20201);
843 WREG32(data_reg, 0x8F80BF08);
844 WREG32(index_reg, 0x20202);
845 WREG32(data_reg, 0xBFD081A0);
846 WREG32(index_reg, 0x20203);
847 WREG32(data_reg, 0xBFF88000);
848 WREG32(index_reg, 0x20300);
849 WREG32(data_reg, 0x80188000);
850 WREG32(index_reg, 0x20301);
851 WREG32(data_reg, 0x8EE0BEC0);
852 WREG32(index_reg, 0x20302);
853 WREG32(data_reg, 0xBFB082A0);
854 WREG32(index_reg, 0x20303);
855 WREG32(data_reg, 0x80008000);
856 WREG32(index_reg, 0x20400);
857 WREG32(data_reg, 0x80188000);
858 WREG32(index_reg, 0x20401);
859 WREG32(data_reg, 0x8E00BEA0);
860 WREG32(index_reg, 0x20402);
861 WREG32(data_reg, 0xBF8883C0);
862 WREG32(index_reg, 0x20403);
863 WREG32(data_reg, 0x80008000);
864 WREG32(index_reg, 0x20500);
865 WREG32(data_reg, 0x80188000);
866 WREG32(index_reg, 0x20501);
867 WREG32(data_reg, 0x8D00BE90);
868 WREG32(index_reg, 0x20502);
869 WREG32(data_reg, 0xBF588500);
870 WREG32(index_reg, 0x20503);
871 WREG32(data_reg, 0x80008008);
872 WREG32(index_reg, 0x20600);
873 WREG32(data_reg, 0x80188000);
874 WREG32(index_reg, 0x20601);
875 WREG32(data_reg, 0x8BC0BE98);
876 WREG32(index_reg, 0x20602);
877 WREG32(data_reg, 0xBF308660);
878 WREG32(index_reg, 0x20603);
879 WREG32(data_reg, 0x80008008);
880 WREG32(index_reg, 0x20700);
881 WREG32(data_reg, 0x80108000);
882 WREG32(index_reg, 0x20701);
883 WREG32(data_reg, 0x8A80BEB0);
884 WREG32(index_reg, 0x20702);
885 WREG32(data_reg, 0xBF0087C0);
886 WREG32(index_reg, 0x20703);
887 WREG32(data_reg, 0x80008008);
888 WREG32(index_reg, 0x20800);
889 WREG32(data_reg, 0x80108000);
890 WREG32(index_reg, 0x20801);
891 WREG32(data_reg, 0x8920BED0);
892 WREG32(index_reg, 0x20802);
893 WREG32(data_reg, 0xBED08920);
894 WREG32(index_reg, 0x20803);
895 WREG32(data_reg, 0x80008010);
896 WREG32(index_reg, 0x30000);
897 WREG32(data_reg, 0x90008000);
898 WREG32(index_reg, 0x30001);
899 WREG32(data_reg, 0x80008000);
900 WREG32(index_reg, 0x30100);
901 WREG32(data_reg, 0x8FE0BF90);
902 WREG32(index_reg, 0x30101);
903 WREG32(data_reg, 0xBFF880A0);
904 WREG32(index_reg, 0x30200);
905 WREG32(data_reg, 0x8F60BF40);
906 WREG32(index_reg, 0x30201);
907 WREG32(data_reg, 0xBFE88180);
908 WREG32(index_reg, 0x30300);
909 WREG32(data_reg, 0x8EC0BF00);
910 WREG32(index_reg, 0x30301);
911 WREG32(data_reg, 0xBFC88280);
912 WREG32(index_reg, 0x30400);
913 WREG32(data_reg, 0x8DE0BEE0);
914 WREG32(index_reg, 0x30401);
915 WREG32(data_reg, 0xBFA083A0);
916 WREG32(index_reg, 0x30500);
917 WREG32(data_reg, 0x8CE0BED0);
918 WREG32(index_reg, 0x30501);
919 WREG32(data_reg, 0xBF7884E0);
920 WREG32(index_reg, 0x30600);
921 WREG32(data_reg, 0x8BA0BED8);
922 WREG32(index_reg, 0x30601);
923 WREG32(data_reg, 0xBF508640);
924 WREG32(index_reg, 0x30700);
925 WREG32(data_reg, 0x8A60BEE8);
926 WREG32(index_reg, 0x30701);
927 WREG32(data_reg, 0xBF2087A0);
928 WREG32(index_reg, 0x30800);
929 WREG32(data_reg, 0x8900BF00);
930 WREG32(index_reg, 0x30801);
931 WREG32(data_reg, 0xBF008900);
932 }
933
934 struct rv515_watermark {
935 u32 lb_request_fifo_depth;
936 fixed20_12 num_line_pair;
937 fixed20_12 estimated_width;
938 fixed20_12 worst_case_latency;
939 fixed20_12 consumption_rate;
940 fixed20_12 active_time;
941 fixed20_12 dbpp;
942 fixed20_12 priority_mark_max;
943 fixed20_12 priority_mark;
944 fixed20_12 sclk;
945 };
946
947 static void rv515_crtc_bandwidth_compute(struct radeon_device *rdev,
948 struct radeon_crtc *crtc,
949 struct rv515_watermark *wm,
950 bool low)
951 {
952 struct drm_display_mode *mode = &crtc->base.mode;
953 fixed20_12 a, b, c;
954 fixed20_12 pclk, request_fifo_depth, tolerable_latency, estimated_width;
955 fixed20_12 consumption_time, line_time, chunk_time, read_delay_latency;
956 fixed20_12 sclk;
957 u32 selected_sclk;
958
959 if (!crtc->base.enabled) {
960 /* FIXME: wouldn't it better to set priority mark to maximum */
961 wm->lb_request_fifo_depth = 4;
962 return;
963 }
964
965 /* rv6xx, rv7xx */
966 if ((rdev->family >= CHIP_RV610) &&
967 (rdev->pm.pm_method == PM_METHOD_DPM) && rdev->pm.dpm_enabled)
968 selected_sclk = radeon_dpm_get_sclk(rdev, low);
969 else
970 selected_sclk = rdev->pm.current_sclk;
971
972 /* sclk in Mhz */
973 a.full = dfixed_const(100);
974 sclk.full = dfixed_const(selected_sclk);
975 sclk.full = dfixed_div(sclk, a);
976
977 if (crtc->vsc.full > dfixed_const(2))
978 wm->num_line_pair.full = dfixed_const(2);
979 else
980 wm->num_line_pair.full = dfixed_const(1);
981
982 b.full = dfixed_const(mode->crtc_hdisplay);
983 c.full = dfixed_const(256);
984 a.full = dfixed_div(b, c);
985 request_fifo_depth.full = dfixed_mul(a, wm->num_line_pair);
986 request_fifo_depth.full = dfixed_ceil(request_fifo_depth);
987 if (a.full < dfixed_const(4)) {
988 wm->lb_request_fifo_depth = 4;
989 } else {
990 wm->lb_request_fifo_depth = dfixed_trunc(request_fifo_depth);
991 }
992
993 /* Determine consumption rate
994 * pclk = pixel clock period(ns) = 1000 / (mode.clock / 1000)
995 * vtaps = number of vertical taps,
996 * vsc = vertical scaling ratio, defined as source/destination
997 * hsc = horizontal scaling ration, defined as source/destination
998 */
999 a.full = dfixed_const(mode->clock);
1000 b.full = dfixed_const(1000);
1001 a.full = dfixed_div(a, b);
1002 pclk.full = dfixed_div(b, a);
1003 if (crtc->rmx_type != RMX_OFF) {
1004 b.full = dfixed_const(2);
1005 if (crtc->vsc.full > b.full)
1006 b.full = crtc->vsc.full;
1007 b.full = dfixed_mul(b, crtc->hsc);
1008 c.full = dfixed_const(2);
1009 b.full = dfixed_div(b, c);
1010 consumption_time.full = dfixed_div(pclk, b);
1011 } else {
1012 consumption_time.full = pclk.full;
1013 }
1014 a.full = dfixed_const(1);
1015 wm->consumption_rate.full = dfixed_div(a, consumption_time);
1016
1017
1018 /* Determine line time
1019 * LineTime = total time for one line of displayhtotal
1020 * LineTime = total number of horizontal pixels
1021 * pclk = pixel clock period(ns)
1022 */
1023 a.full = dfixed_const(crtc->base.mode.crtc_htotal);
1024 line_time.full = dfixed_mul(a, pclk);
1025
1026 /* Determine active time
1027 * ActiveTime = time of active region of display within one line,
1028 * hactive = total number of horizontal active pixels
1029 * htotal = total number of horizontal pixels
1030 */
1031 a.full = dfixed_const(crtc->base.mode.crtc_htotal);
1032 b.full = dfixed_const(crtc->base.mode.crtc_hdisplay);
1033 wm->active_time.full = dfixed_mul(line_time, b);
1034 wm->active_time.full = dfixed_div(wm->active_time, a);
1035
1036 /* Determine chunk time
1037 * ChunkTime = the time it takes the DCP to send one chunk of data
1038 * to the LB which consists of pipeline delay and inter chunk gap
1039 * sclk = system clock(Mhz)
1040 */
1041 a.full = dfixed_const(600 * 1000);
1042 chunk_time.full = dfixed_div(a, sclk);
1043 read_delay_latency.full = dfixed_const(1000);
1044
1045 /* Determine the worst case latency
1046 * NumLinePair = Number of line pairs to request(1=2 lines, 2=4 lines)
1047 * WorstCaseLatency = worst case time from urgent to when the MC starts
1048 * to return data
1049 * READ_DELAY_IDLE_MAX = constant of 1us
1050 * ChunkTime = time it takes the DCP to send one chunk of data to the LB
1051 * which consists of pipeline delay and inter chunk gap
1052 */
1053 if (dfixed_trunc(wm->num_line_pair) > 1) {
1054 a.full = dfixed_const(3);
1055 wm->worst_case_latency.full = dfixed_mul(a, chunk_time);
1056 wm->worst_case_latency.full += read_delay_latency.full;
1057 } else {
1058 wm->worst_case_latency.full = chunk_time.full + read_delay_latency.full;
1059 }
1060
1061 /* Determine the tolerable latency
1062 * TolerableLatency = Any given request has only 1 line time
1063 * for the data to be returned
1064 * LBRequestFifoDepth = Number of chunk requests the LB can
1065 * put into the request FIFO for a display
1066 * LineTime = total time for one line of display
1067 * ChunkTime = the time it takes the DCP to send one chunk
1068 * of data to the LB which consists of
1069 * pipeline delay and inter chunk gap
1070 */
1071 if ((2+wm->lb_request_fifo_depth) >= dfixed_trunc(request_fifo_depth)) {
1072 tolerable_latency.full = line_time.full;
1073 } else {
1074 tolerable_latency.full = dfixed_const(wm->lb_request_fifo_depth - 2);
1075 tolerable_latency.full = request_fifo_depth.full - tolerable_latency.full;
1076 tolerable_latency.full = dfixed_mul(tolerable_latency, chunk_time);
1077 tolerable_latency.full = line_time.full - tolerable_latency.full;
1078 }
1079 /* We assume worst case 32bits (4 bytes) */
1080 wm->dbpp.full = dfixed_const(2 * 16);
1081
1082 /* Determine the maximum priority mark
1083 * width = viewport width in pixels
1084 */
1085 a.full = dfixed_const(16);
1086 wm->priority_mark_max.full = dfixed_const(crtc->base.mode.crtc_hdisplay);
1087 wm->priority_mark_max.full = dfixed_div(wm->priority_mark_max, a);
1088 wm->priority_mark_max.full = dfixed_ceil(wm->priority_mark_max);
1089
1090 /* Determine estimated width */
1091 estimated_width.full = tolerable_latency.full - wm->worst_case_latency.full;
1092 estimated_width.full = dfixed_div(estimated_width, consumption_time);
1093 if (dfixed_trunc(estimated_width) > crtc->base.mode.crtc_hdisplay) {
1094 wm->priority_mark.full = wm->priority_mark_max.full;
1095 } else {
1096 a.full = dfixed_const(16);
1097 wm->priority_mark.full = dfixed_div(estimated_width, a);
1098 wm->priority_mark.full = dfixed_ceil(wm->priority_mark);
1099 wm->priority_mark.full = wm->priority_mark_max.full - wm->priority_mark.full;
1100 }
1101 }
1102
1103 static void rv515_compute_mode_priority(struct radeon_device *rdev,
1104 struct rv515_watermark *wm0,
1105 struct rv515_watermark *wm1,
1106 struct drm_display_mode *mode0,
1107 struct drm_display_mode *mode1,
1108 u32 *d1mode_priority_a_cnt,
1109 u32 *d2mode_priority_a_cnt)
1110 {
1111 fixed20_12 priority_mark02, priority_mark12, fill_rate;
1112 fixed20_12 a, b;
1113
1114 *d1mode_priority_a_cnt = MODE_PRIORITY_OFF;
1115 *d2mode_priority_a_cnt = MODE_PRIORITY_OFF;
1116
1117 if (mode0 && mode1) {
1118 if (dfixed_trunc(wm0->dbpp) > 64)
1119 a.full = dfixed_div(wm0->dbpp, wm0->num_line_pair);
1120 else
1121 a.full = wm0->num_line_pair.full;
1122 if (dfixed_trunc(wm1->dbpp) > 64)
1123 b.full = dfixed_div(wm1->dbpp, wm1->num_line_pair);
1124 else
1125 b.full = wm1->num_line_pair.full;
1126 a.full += b.full;
1127 fill_rate.full = dfixed_div(wm0->sclk, a);
1128 if (wm0->consumption_rate.full > fill_rate.full) {
1129 b.full = wm0->consumption_rate.full - fill_rate.full;
1130 b.full = dfixed_mul(b, wm0->active_time);
1131 a.full = dfixed_const(16);
1132 b.full = dfixed_div(b, a);
1133 a.full = dfixed_mul(wm0->worst_case_latency,
1134 wm0->consumption_rate);
1135 priority_mark02.full = a.full + b.full;
1136 } else {
1137 a.full = dfixed_mul(wm0->worst_case_latency,
1138 wm0->consumption_rate);
1139 b.full = dfixed_const(16 * 1000);
1140 priority_mark02.full = dfixed_div(a, b);
1141 }
1142 if (wm1->consumption_rate.full > fill_rate.full) {
1143 b.full = wm1->consumption_rate.full - fill_rate.full;
1144 b.full = dfixed_mul(b, wm1->active_time);
1145 a.full = dfixed_const(16);
1146 b.full = dfixed_div(b, a);
1147 a.full = dfixed_mul(wm1->worst_case_latency,
1148 wm1->consumption_rate);
1149 priority_mark12.full = a.full + b.full;
1150 } else {
1151 a.full = dfixed_mul(wm1->worst_case_latency,
1152 wm1->consumption_rate);
1153 b.full = dfixed_const(16 * 1000);
1154 priority_mark12.full = dfixed_div(a, b);
1155 }
1156 if (wm0->priority_mark.full > priority_mark02.full)
1157 priority_mark02.full = wm0->priority_mark.full;
1158 if (wm0->priority_mark_max.full > priority_mark02.full)
1159 priority_mark02.full = wm0->priority_mark_max.full;
1160 if (wm1->priority_mark.full > priority_mark12.full)
1161 priority_mark12.full = wm1->priority_mark.full;
1162 if (wm1->priority_mark_max.full > priority_mark12.full)
1163 priority_mark12.full = wm1->priority_mark_max.full;
1164 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02);
1165 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12);
1166 if (rdev->disp_priority == 2) {
1167 *d1mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON;
1168 *d2mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON;
1169 }
1170 } else if (mode0) {
1171 if (dfixed_trunc(wm0->dbpp) > 64)
1172 a.full = dfixed_div(wm0->dbpp, wm0->num_line_pair);
1173 else
1174 a.full = wm0->num_line_pair.full;
1175 fill_rate.full = dfixed_div(wm0->sclk, a);
1176 if (wm0->consumption_rate.full > fill_rate.full) {
1177 b.full = wm0->consumption_rate.full - fill_rate.full;
1178 b.full = dfixed_mul(b, wm0->active_time);
1179 a.full = dfixed_const(16);
1180 b.full = dfixed_div(b, a);
1181 a.full = dfixed_mul(wm0->worst_case_latency,
1182 wm0->consumption_rate);
1183 priority_mark02.full = a.full + b.full;
1184 } else {
1185 a.full = dfixed_mul(wm0->worst_case_latency,
1186 wm0->consumption_rate);
1187 b.full = dfixed_const(16);
1188 priority_mark02.full = dfixed_div(a, b);
1189 }
1190 if (wm0->priority_mark.full > priority_mark02.full)
1191 priority_mark02.full = wm0->priority_mark.full;
1192 if (wm0->priority_mark_max.full > priority_mark02.full)
1193 priority_mark02.full = wm0->priority_mark_max.full;
1194 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02);
1195 if (rdev->disp_priority == 2)
1196 *d1mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON;
1197 } else if (mode1) {
1198 if (dfixed_trunc(wm1->dbpp) > 64)
1199 a.full = dfixed_div(wm1->dbpp, wm1->num_line_pair);
1200 else
1201 a.full = wm1->num_line_pair.full;
1202 fill_rate.full = dfixed_div(wm1->sclk, a);
1203 if (wm1->consumption_rate.full > fill_rate.full) {
1204 b.full = wm1->consumption_rate.full - fill_rate.full;
1205 b.full = dfixed_mul(b, wm1->active_time);
1206 a.full = dfixed_const(16);
1207 b.full = dfixed_div(b, a);
1208 a.full = dfixed_mul(wm1->worst_case_latency,
1209 wm1->consumption_rate);
1210 priority_mark12.full = a.full + b.full;
1211 } else {
1212 a.full = dfixed_mul(wm1->worst_case_latency,
1213 wm1->consumption_rate);
1214 b.full = dfixed_const(16 * 1000);
1215 priority_mark12.full = dfixed_div(a, b);
1216 }
1217 if (wm1->priority_mark.full > priority_mark12.full)
1218 priority_mark12.full = wm1->priority_mark.full;
1219 if (wm1->priority_mark_max.full > priority_mark12.full)
1220 priority_mark12.full = wm1->priority_mark_max.full;
1221 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12);
1222 if (rdev->disp_priority == 2)
1223 *d2mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON;
1224 }
1225 }
1226
1227 void rv515_bandwidth_avivo_update(struct radeon_device *rdev)
1228 {
1229 struct drm_display_mode *mode0 = NULL;
1230 struct drm_display_mode *mode1 = NULL;
1231 struct rv515_watermark wm0_high, wm0_low;
1232 struct rv515_watermark wm1_high, wm1_low;
1233 u32 tmp;
1234 u32 d1mode_priority_a_cnt, d1mode_priority_b_cnt;
1235 u32 d2mode_priority_a_cnt, d2mode_priority_b_cnt;
1236
1237 if (rdev->mode_info.crtcs[0]->base.enabled)
1238 mode0 = &rdev->mode_info.crtcs[0]->base.mode;
1239 if (rdev->mode_info.crtcs[1]->base.enabled)
1240 mode1 = &rdev->mode_info.crtcs[1]->base.mode;
1241 rs690_line_buffer_adjust(rdev, mode0, mode1);
1242
1243 rv515_crtc_bandwidth_compute(rdev, rdev->mode_info.crtcs[0], &wm0_high, false);
1244 rv515_crtc_bandwidth_compute(rdev, rdev->mode_info.crtcs[1], &wm1_high, false);
1245
1246 rv515_crtc_bandwidth_compute(rdev, rdev->mode_info.crtcs[0], &wm0_low, false);
1247 rv515_crtc_bandwidth_compute(rdev, rdev->mode_info.crtcs[1], &wm1_low, false);
1248
1249 tmp = wm0_high.lb_request_fifo_depth;
1250 tmp |= wm1_high.lb_request_fifo_depth << 16;
1251 WREG32(LB_MAX_REQ_OUTSTANDING, tmp);
1252
1253 rv515_compute_mode_priority(rdev,
1254 &wm0_high, &wm1_high,
1255 mode0, mode1,
1256 &d1mode_priority_a_cnt, &d2mode_priority_a_cnt);
1257 rv515_compute_mode_priority(rdev,
1258 &wm0_low, &wm1_low,
1259 mode0, mode1,
1260 &d1mode_priority_b_cnt, &d2mode_priority_b_cnt);
1261
1262 WREG32(D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt);
1263 WREG32(D1MODE_PRIORITY_B_CNT, d1mode_priority_b_cnt);
1264 WREG32(D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt);
1265 WREG32(D2MODE_PRIORITY_B_CNT, d2mode_priority_b_cnt);
1266 }
1267
1268 void rv515_bandwidth_update(struct radeon_device *rdev)
1269 {
1270 uint32_t tmp;
1271 struct drm_display_mode *mode0 = NULL;
1272 struct drm_display_mode *mode1 = NULL;
1273
1274 radeon_update_display_priority(rdev);
1275
1276 if (rdev->mode_info.crtcs[0]->base.enabled)
1277 mode0 = &rdev->mode_info.crtcs[0]->base.mode;
1278 if (rdev->mode_info.crtcs[1]->base.enabled)
1279 mode1 = &rdev->mode_info.crtcs[1]->base.mode;
1280 /*
1281 * Set display0/1 priority up in the memory controller for
1282 * modes if the user specifies HIGH for displaypriority
1283 * option.
1284 */
1285 if ((rdev->disp_priority == 2) &&
1286 (rdev->family == CHIP_RV515)) {
1287 tmp = RREG32_MC(MC_MISC_LAT_TIMER);
1288 tmp &= ~MC_DISP1R_INIT_LAT_MASK;
1289 tmp &= ~MC_DISP0R_INIT_LAT_MASK;
1290 if (mode1)
1291 tmp |= (1 << MC_DISP1R_INIT_LAT_SHIFT);
1292 if (mode0)
1293 tmp |= (1 << MC_DISP0R_INIT_LAT_SHIFT);
1294 WREG32_MC(MC_MISC_LAT_TIMER, tmp);
1295 }
1296 rv515_bandwidth_avivo_update(rdev);
1297 }
Linus' kernel tree