2 * QLogic Fibre Channel HBA Driver
3 * Copyright (c) 2003-2008 QLogic Corporation
5 * See LICENSE.qla2xxx for copyright and licensing details.
9 #include <linux/delay.h>
10 #include <linux/slab.h>
11 #include <linux/vmalloc.h>
12 #include <asm/uaccess.h>
15 * NVRAM support routines
19 * qla2x00_lock_nvram_access() -
23 qla2x00_lock_nvram_access(struct qla_hw_data
*ha
)
26 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
28 if (!IS_QLA2100(ha
) && !IS_QLA2200(ha
) && !IS_QLA2300(ha
)) {
29 data
= RD_REG_WORD(®
->nvram
);
30 while (data
& NVR_BUSY
) {
32 data
= RD_REG_WORD(®
->nvram
);
36 WRT_REG_WORD(®
->u
.isp2300
.host_semaphore
, 0x1);
37 RD_REG_WORD(®
->u
.isp2300
.host_semaphore
);
39 data
= RD_REG_WORD(®
->u
.isp2300
.host_semaphore
);
40 while ((data
& BIT_0
) == 0) {
43 WRT_REG_WORD(®
->u
.isp2300
.host_semaphore
, 0x1);
44 RD_REG_WORD(®
->u
.isp2300
.host_semaphore
);
46 data
= RD_REG_WORD(®
->u
.isp2300
.host_semaphore
);
52 * qla2x00_unlock_nvram_access() -
56 qla2x00_unlock_nvram_access(struct qla_hw_data
*ha
)
58 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
60 if (!IS_QLA2100(ha
) && !IS_QLA2200(ha
) && !IS_QLA2300(ha
)) {
61 WRT_REG_WORD(®
->u
.isp2300
.host_semaphore
, 0);
62 RD_REG_WORD(®
->u
.isp2300
.host_semaphore
);
67 * qla2x00_nv_write() - Prepare for NVRAM read/write operation.
69 * @data: Serial interface selector
72 qla2x00_nv_write(struct qla_hw_data
*ha
, uint16_t data
)
74 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
76 WRT_REG_WORD(®
->nvram
, data
| NVR_SELECT
| NVR_WRT_ENABLE
);
77 RD_REG_WORD(®
->nvram
); /* PCI Posting. */
79 WRT_REG_WORD(®
->nvram
, data
| NVR_SELECT
| NVR_CLOCK
|
81 RD_REG_WORD(®
->nvram
); /* PCI Posting. */
83 WRT_REG_WORD(®
->nvram
, data
| NVR_SELECT
| NVR_WRT_ENABLE
);
84 RD_REG_WORD(®
->nvram
); /* PCI Posting. */
89 * qla2x00_nvram_request() - Sends read command to NVRAM and gets data from
92 * @nv_cmd: NVRAM command
94 * Bit definitions for NVRAM command:
99 * Bit 15-0 = write data
101 * Returns the word read from nvram @addr.
104 qla2x00_nvram_request(struct qla_hw_data
*ha
, uint32_t nv_cmd
)
107 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
111 /* Send command to NVRAM. */
113 for (cnt
= 0; cnt
< 11; cnt
++) {
115 qla2x00_nv_write(ha
, NVR_DATA_OUT
);
117 qla2x00_nv_write(ha
, 0);
121 /* Read data from NVRAM. */
122 for (cnt
= 0; cnt
< 16; cnt
++) {
123 WRT_REG_WORD(®
->nvram
, NVR_SELECT
| NVR_CLOCK
);
124 RD_REG_WORD(®
->nvram
); /* PCI Posting. */
127 reg_data
= RD_REG_WORD(®
->nvram
);
128 if (reg_data
& NVR_DATA_IN
)
130 WRT_REG_WORD(®
->nvram
, NVR_SELECT
);
131 RD_REG_WORD(®
->nvram
); /* PCI Posting. */
136 WRT_REG_WORD(®
->nvram
, NVR_DESELECT
);
137 RD_REG_WORD(®
->nvram
); /* PCI Posting. */
145 * qla2x00_get_nvram_word() - Calculates word position in NVRAM and calls the
146 * request routine to get the word from NVRAM.
148 * @addr: Address in NVRAM to read
150 * Returns the word read from nvram @addr.
153 qla2x00_get_nvram_word(struct qla_hw_data
*ha
, uint32_t addr
)
159 nv_cmd
|= NV_READ_OP
;
160 data
= qla2x00_nvram_request(ha
, nv_cmd
);
166 * qla2x00_nv_deselect() - Deselect NVRAM operations.
170 qla2x00_nv_deselect(struct qla_hw_data
*ha
)
172 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
174 WRT_REG_WORD(®
->nvram
, NVR_DESELECT
);
175 RD_REG_WORD(®
->nvram
); /* PCI Posting. */
180 * qla2x00_write_nvram_word() - Write NVRAM data.
182 * @addr: Address in NVRAM to write
183 * @data: word to program
186 qla2x00_write_nvram_word(struct qla_hw_data
*ha
, uint32_t addr
, uint16_t data
)
190 uint32_t nv_cmd
, wait_cnt
;
191 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
193 qla2x00_nv_write(ha
, NVR_DATA_OUT
);
194 qla2x00_nv_write(ha
, 0);
195 qla2x00_nv_write(ha
, 0);
197 for (word
= 0; word
< 8; word
++)
198 qla2x00_nv_write(ha
, NVR_DATA_OUT
);
200 qla2x00_nv_deselect(ha
);
203 nv_cmd
= (addr
<< 16) | NV_WRITE_OP
;
206 for (count
= 0; count
< 27; count
++) {
208 qla2x00_nv_write(ha
, NVR_DATA_OUT
);
210 qla2x00_nv_write(ha
, 0);
215 qla2x00_nv_deselect(ha
);
217 /* Wait for NVRAM to become ready */
218 WRT_REG_WORD(®
->nvram
, NVR_SELECT
);
219 RD_REG_WORD(®
->nvram
); /* PCI Posting. */
220 wait_cnt
= NVR_WAIT_CNT
;
223 DEBUG9_10(qla_printk(KERN_WARNING
, ha
,
224 "NVRAM didn't go ready...\n"));
228 word
= RD_REG_WORD(®
->nvram
);
229 } while ((word
& NVR_DATA_IN
) == 0);
231 qla2x00_nv_deselect(ha
);
234 qla2x00_nv_write(ha
, NVR_DATA_OUT
);
235 for (count
= 0; count
< 10; count
++)
236 qla2x00_nv_write(ha
, 0);
238 qla2x00_nv_deselect(ha
);
242 qla2x00_write_nvram_word_tmo(struct qla_hw_data
*ha
, uint32_t addr
,
243 uint16_t data
, uint32_t tmo
)
248 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
252 qla2x00_nv_write(ha
, NVR_DATA_OUT
);
253 qla2x00_nv_write(ha
, 0);
254 qla2x00_nv_write(ha
, 0);
256 for (word
= 0; word
< 8; word
++)
257 qla2x00_nv_write(ha
, NVR_DATA_OUT
);
259 qla2x00_nv_deselect(ha
);
262 nv_cmd
= (addr
<< 16) | NV_WRITE_OP
;
265 for (count
= 0; count
< 27; count
++) {
267 qla2x00_nv_write(ha
, NVR_DATA_OUT
);
269 qla2x00_nv_write(ha
, 0);
274 qla2x00_nv_deselect(ha
);
276 /* Wait for NVRAM to become ready */
277 WRT_REG_WORD(®
->nvram
, NVR_SELECT
);
278 RD_REG_WORD(®
->nvram
); /* PCI Posting. */
281 word
= RD_REG_WORD(®
->nvram
);
283 ret
= QLA_FUNCTION_FAILED
;
286 } while ((word
& NVR_DATA_IN
) == 0);
288 qla2x00_nv_deselect(ha
);
291 qla2x00_nv_write(ha
, NVR_DATA_OUT
);
292 for (count
= 0; count
< 10; count
++)
293 qla2x00_nv_write(ha
, 0);
295 qla2x00_nv_deselect(ha
);
301 * qla2x00_clear_nvram_protection() -
305 qla2x00_clear_nvram_protection(struct qla_hw_data
*ha
)
308 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
309 uint32_t word
, wait_cnt
;
310 uint16_t wprot
, wprot_old
;
312 /* Clear NVRAM write protection. */
313 ret
= QLA_FUNCTION_FAILED
;
315 wprot_old
= cpu_to_le16(qla2x00_get_nvram_word(ha
, ha
->nvram_base
));
316 stat
= qla2x00_write_nvram_word_tmo(ha
, ha
->nvram_base
,
317 __constant_cpu_to_le16(0x1234), 100000);
318 wprot
= cpu_to_le16(qla2x00_get_nvram_word(ha
, ha
->nvram_base
));
319 if (stat
!= QLA_SUCCESS
|| wprot
!= 0x1234) {
321 qla2x00_nv_write(ha
, NVR_DATA_OUT
);
322 qla2x00_nv_write(ha
, 0);
323 qla2x00_nv_write(ha
, 0);
324 for (word
= 0; word
< 8; word
++)
325 qla2x00_nv_write(ha
, NVR_DATA_OUT
);
327 qla2x00_nv_deselect(ha
);
329 /* Enable protection register. */
330 qla2x00_nv_write(ha
, NVR_PR_ENABLE
| NVR_DATA_OUT
);
331 qla2x00_nv_write(ha
, NVR_PR_ENABLE
);
332 qla2x00_nv_write(ha
, NVR_PR_ENABLE
);
333 for (word
= 0; word
< 8; word
++)
334 qla2x00_nv_write(ha
, NVR_DATA_OUT
| NVR_PR_ENABLE
);
336 qla2x00_nv_deselect(ha
);
338 /* Clear protection register (ffff is cleared). */
339 qla2x00_nv_write(ha
, NVR_PR_ENABLE
| NVR_DATA_OUT
);
340 qla2x00_nv_write(ha
, NVR_PR_ENABLE
| NVR_DATA_OUT
);
341 qla2x00_nv_write(ha
, NVR_PR_ENABLE
| NVR_DATA_OUT
);
342 for (word
= 0; word
< 8; word
++)
343 qla2x00_nv_write(ha
, NVR_DATA_OUT
| NVR_PR_ENABLE
);
345 qla2x00_nv_deselect(ha
);
347 /* Wait for NVRAM to become ready. */
348 WRT_REG_WORD(®
->nvram
, NVR_SELECT
);
349 RD_REG_WORD(®
->nvram
); /* PCI Posting. */
350 wait_cnt
= NVR_WAIT_CNT
;
353 DEBUG9_10(qla_printk(KERN_WARNING
, ha
,
354 "NVRAM didn't go ready...\n"));
358 word
= RD_REG_WORD(®
->nvram
);
359 } while ((word
& NVR_DATA_IN
) == 0);
364 qla2x00_write_nvram_word(ha
, ha
->nvram_base
, wprot_old
);
370 qla2x00_set_nvram_protection(struct qla_hw_data
*ha
, int stat
)
372 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
373 uint32_t word
, wait_cnt
;
375 if (stat
!= QLA_SUCCESS
)
378 /* Set NVRAM write protection. */
380 qla2x00_nv_write(ha
, NVR_DATA_OUT
);
381 qla2x00_nv_write(ha
, 0);
382 qla2x00_nv_write(ha
, 0);
383 for (word
= 0; word
< 8; word
++)
384 qla2x00_nv_write(ha
, NVR_DATA_OUT
);
386 qla2x00_nv_deselect(ha
);
388 /* Enable protection register. */
389 qla2x00_nv_write(ha
, NVR_PR_ENABLE
| NVR_DATA_OUT
);
390 qla2x00_nv_write(ha
, NVR_PR_ENABLE
);
391 qla2x00_nv_write(ha
, NVR_PR_ENABLE
);
392 for (word
= 0; word
< 8; word
++)
393 qla2x00_nv_write(ha
, NVR_DATA_OUT
| NVR_PR_ENABLE
);
395 qla2x00_nv_deselect(ha
);
397 /* Enable protection register. */
398 qla2x00_nv_write(ha
, NVR_PR_ENABLE
| NVR_DATA_OUT
);
399 qla2x00_nv_write(ha
, NVR_PR_ENABLE
);
400 qla2x00_nv_write(ha
, NVR_PR_ENABLE
| NVR_DATA_OUT
);
401 for (word
= 0; word
< 8; word
++)
402 qla2x00_nv_write(ha
, NVR_PR_ENABLE
);
404 qla2x00_nv_deselect(ha
);
406 /* Wait for NVRAM to become ready. */
407 WRT_REG_WORD(®
->nvram
, NVR_SELECT
);
408 RD_REG_WORD(®
->nvram
); /* PCI Posting. */
409 wait_cnt
= NVR_WAIT_CNT
;
412 DEBUG9_10(qla_printk(KERN_WARNING
, ha
,
413 "NVRAM didn't go ready...\n"));
417 word
= RD_REG_WORD(®
->nvram
);
418 } while ((word
& NVR_DATA_IN
) == 0);
422 /*****************************************************************************/
423 /* Flash Manipulation Routines */
424 /*****************************************************************************/
426 #define OPTROM_BURST_SIZE 0x1000
427 #define OPTROM_BURST_DWORDS (OPTROM_BURST_SIZE / 4)
429 static inline uint32_t
430 flash_conf_addr(struct qla_hw_data
*ha
, uint32_t faddr
)
432 return ha
->flash_conf_off
| faddr
;
435 static inline uint32_t
436 flash_data_addr(struct qla_hw_data
*ha
, uint32_t faddr
)
438 return ha
->flash_data_off
| faddr
;
441 static inline uint32_t
442 nvram_conf_addr(struct qla_hw_data
*ha
, uint32_t naddr
)
444 return ha
->nvram_conf_off
| naddr
;
447 static inline uint32_t
448 nvram_data_addr(struct qla_hw_data
*ha
, uint32_t naddr
)
450 return ha
->nvram_data_off
| naddr
;
454 qla24xx_read_flash_dword(struct qla_hw_data
*ha
, uint32_t addr
)
458 struct device_reg_24xx __iomem
*reg
= &ha
->iobase
->isp24
;
460 WRT_REG_DWORD(®
->flash_addr
, addr
& ~FARX_DATA_FLAG
);
461 /* Wait for READ cycle to complete. */
464 (RD_REG_DWORD(®
->flash_addr
) & FARX_DATA_FLAG
) == 0 &&
465 rval
== QLA_SUCCESS
; cnt
--) {
469 rval
= QLA_FUNCTION_TIMEOUT
;
473 /* TODO: What happens if we time out? */
475 if (rval
== QLA_SUCCESS
)
476 data
= RD_REG_DWORD(®
->flash_data
);
482 qla24xx_read_flash_data(scsi_qla_host_t
*vha
, uint32_t *dwptr
, uint32_t faddr
,
486 struct qla_hw_data
*ha
= vha
->hw
;
488 /* Dword reads to flash. */
489 for (i
= 0; i
< dwords
; i
++, faddr
++)
490 dwptr
[i
] = cpu_to_le32(qla24xx_read_flash_dword(ha
,
491 flash_data_addr(ha
, faddr
)));
497 qla24xx_write_flash_dword(struct qla_hw_data
*ha
, uint32_t addr
, uint32_t data
)
501 struct device_reg_24xx __iomem
*reg
= &ha
->iobase
->isp24
;
503 WRT_REG_DWORD(®
->flash_data
, data
);
504 RD_REG_DWORD(®
->flash_data
); /* PCI Posting. */
505 WRT_REG_DWORD(®
->flash_addr
, addr
| FARX_DATA_FLAG
);
506 /* Wait for Write cycle to complete. */
508 for (cnt
= 500000; (RD_REG_DWORD(®
->flash_addr
) & FARX_DATA_FLAG
) &&
509 rval
== QLA_SUCCESS
; cnt
--) {
513 rval
= QLA_FUNCTION_TIMEOUT
;
520 qla24xx_get_flash_manufacturer(struct qla_hw_data
*ha
, uint8_t *man_id
,
525 ids
= qla24xx_read_flash_dword(ha
, flash_conf_addr(ha
, 0x03ab));
527 *flash_id
= MSB(ids
);
529 /* Check if man_id and flash_id are valid. */
530 if (ids
!= 0xDEADDEAD && (*man_id
== 0 || *flash_id
== 0)) {
531 /* Read information using 0x9f opcode
532 * Device ID, Mfg ID would be read in the format:
533 * <Ext Dev Info><Device ID Part2><Device ID Part 1><Mfg ID>
534 * Example: ATMEL 0x00 01 45 1F
535 * Extract MFG and Dev ID from last two bytes.
537 ids
= qla24xx_read_flash_dword(ha
, flash_conf_addr(ha
, 0x009f));
539 *flash_id
= MSB(ids
);
544 qla2xxx_find_flt_start(scsi_qla_host_t
*vha
, uint32_t *start
)
546 const char *loc
, *locations
[] = { "DEF", "PCI" };
547 uint32_t pcihdr
, pcids
;
549 uint8_t *buf
, *bcode
, last_image
;
550 uint16_t cnt
, chksum
, *wptr
;
551 struct qla_flt_location
*fltl
;
552 struct qla_hw_data
*ha
= vha
->hw
;
553 struct req_que
*req
= ha
->req_q_map
[0];
556 * FLT-location structure resides after the last PCI region.
559 /* Begin with sane defaults. */
562 if (IS_QLA24XX_TYPE(ha
))
563 *start
= FA_FLASH_LAYOUT_ADDR_24
;
564 else if (IS_QLA25XX(ha
))
565 *start
= FA_FLASH_LAYOUT_ADDR
;
566 else if (IS_QLA81XX(ha
))
567 *start
= FA_FLASH_LAYOUT_ADDR_81
;
568 /* Begin with first PCI expansion ROM header. */
569 buf
= (uint8_t *)req
->ring
;
570 dcode
= (uint32_t *)req
->ring
;
574 /* Verify PCI expansion ROM header. */
575 qla24xx_read_flash_data(vha
, dcode
, pcihdr
>> 2, 0x20);
576 bcode
= buf
+ (pcihdr
% 4);
577 if (bcode
[0x0] != 0x55 || bcode
[0x1] != 0xaa)
580 /* Locate PCI data structure. */
581 pcids
= pcihdr
+ ((bcode
[0x19] << 8) | bcode
[0x18]);
582 qla24xx_read_flash_data(vha
, dcode
, pcids
>> 2, 0x20);
583 bcode
= buf
+ (pcihdr
% 4);
585 /* Validate signature of PCI data structure. */
586 if (bcode
[0x0] != 'P' || bcode
[0x1] != 'C' ||
587 bcode
[0x2] != 'I' || bcode
[0x3] != 'R')
590 last_image
= bcode
[0x15] & BIT_7
;
592 /* Locate next PCI expansion ROM. */
593 pcihdr
+= ((bcode
[0x11] << 8) | bcode
[0x10]) * 512;
594 } while (!last_image
);
596 /* Now verify FLT-location structure. */
597 fltl
= (struct qla_flt_location
*)req
->ring
;
598 qla24xx_read_flash_data(vha
, dcode
, pcihdr
>> 2,
599 sizeof(struct qla_flt_location
) >> 2);
600 if (fltl
->sig
[0] != 'Q' || fltl
->sig
[1] != 'F' ||
601 fltl
->sig
[2] != 'L' || fltl
->sig
[3] != 'T')
604 wptr
= (uint16_t *)req
->ring
;
605 cnt
= sizeof(struct qla_flt_location
) >> 1;
606 for (chksum
= 0; cnt
; cnt
--)
607 chksum
+= le16_to_cpu(*wptr
++);
609 qla_printk(KERN_ERR
, ha
,
610 "Inconsistent FLTL detected: checksum=0x%x.\n", chksum
);
611 qla2x00_dump_buffer(buf
, sizeof(struct qla_flt_location
));
612 return QLA_FUNCTION_FAILED
;
615 /* Good data. Use specified location. */
617 *start
= (le16_to_cpu(fltl
->start_hi
) << 16 |
618 le16_to_cpu(fltl
->start_lo
)) >> 2;
620 DEBUG2(qla_printk(KERN_DEBUG
, ha
, "FLTL[%s] = 0x%x.\n", loc
, *start
));
625 qla2xxx_get_flt_info(scsi_qla_host_t
*vha
, uint32_t flt_addr
)
627 const char *loc
, *locations
[] = { "DEF", "FLT" };
628 const uint32_t def_fw
[] =
629 { FA_RISC_CODE_ADDR
, FA_RISC_CODE_ADDR
, FA_RISC_CODE_ADDR_81
};
630 const uint32_t def_boot
[] =
631 { FA_BOOT_CODE_ADDR
, FA_BOOT_CODE_ADDR
, FA_BOOT_CODE_ADDR_81
};
632 const uint32_t def_vpd_nvram
[] =
633 { FA_VPD_NVRAM_ADDR
, FA_VPD_NVRAM_ADDR
, FA_VPD_NVRAM_ADDR_81
};
634 const uint32_t def_vpd0
[] =
635 { 0, 0, FA_VPD0_ADDR_81
};
636 const uint32_t def_vpd1
[] =
637 { 0, 0, FA_VPD1_ADDR_81
};
638 const uint32_t def_nvram0
[] =
639 { 0, 0, FA_NVRAM0_ADDR_81
};
640 const uint32_t def_nvram1
[] =
641 { 0, 0, FA_NVRAM1_ADDR_81
};
642 const uint32_t def_fdt
[] =
643 { FA_FLASH_DESCR_ADDR_24
, FA_FLASH_DESCR_ADDR
,
644 FA_FLASH_DESCR_ADDR_81
};
645 const uint32_t def_npiv_conf0
[] =
646 { FA_NPIV_CONF0_ADDR_24
, FA_NPIV_CONF0_ADDR
,
647 FA_NPIV_CONF0_ADDR_81
};
648 const uint32_t def_npiv_conf1
[] =
649 { FA_NPIV_CONF1_ADDR_24
, FA_NPIV_CONF1_ADDR
,
650 FA_NPIV_CONF1_ADDR_81
};
651 const uint32_t fcp_prio_cfg0
[] =
652 { FA_FCP_PRIO0_ADDR
, FA_FCP_PRIO0_ADDR_25
,
654 const uint32_t fcp_prio_cfg1
[] =
655 { FA_FCP_PRIO1_ADDR
, FA_FCP_PRIO1_ADDR_25
,
659 uint16_t cnt
, chksum
;
661 struct qla_flt_header
*flt
;
662 struct qla_flt_region
*region
;
663 struct qla_hw_data
*ha
= vha
->hw
;
664 struct req_que
*req
= ha
->req_q_map
[0];
666 ha
->flt_region_flt
= flt_addr
;
667 wptr
= (uint16_t *)req
->ring
;
668 flt
= (struct qla_flt_header
*)req
->ring
;
669 region
= (struct qla_flt_region
*)&flt
[1];
670 ha
->isp_ops
->read_optrom(vha
, (uint8_t *)req
->ring
,
671 flt_addr
<< 2, OPTROM_BURST_SIZE
);
672 if (*wptr
== __constant_cpu_to_le16(0xffff))
674 if (flt
->version
!= __constant_cpu_to_le16(1)) {
675 DEBUG2(qla_printk(KERN_INFO
, ha
, "Unsupported FLT detected: "
676 "version=0x%x length=0x%x checksum=0x%x.\n",
677 le16_to_cpu(flt
->version
), le16_to_cpu(flt
->length
),
678 le16_to_cpu(flt
->checksum
)));
682 cnt
= (sizeof(struct qla_flt_header
) + le16_to_cpu(flt
->length
)) >> 1;
683 for (chksum
= 0; cnt
; cnt
--)
684 chksum
+= le16_to_cpu(*wptr
++);
686 DEBUG2(qla_printk(KERN_INFO
, ha
, "Inconsistent FLT detected: "
687 "version=0x%x length=0x%x checksum=0x%x.\n",
688 le16_to_cpu(flt
->version
), le16_to_cpu(flt
->length
),
694 cnt
= le16_to_cpu(flt
->length
) / sizeof(struct qla_flt_region
);
695 for ( ; cnt
; cnt
--, region
++) {
696 /* Store addresses as DWORD offsets. */
697 start
= le32_to_cpu(region
->start
) >> 2;
699 DEBUG3(qla_printk(KERN_DEBUG
, ha
, "FLT[%02x]: start=0x%x "
700 "end=0x%x size=0x%x.\n", le32_to_cpu(region
->code
), start
,
701 le32_to_cpu(region
->end
) >> 2, le32_to_cpu(region
->size
)));
703 switch (le32_to_cpu(region
->code
) & 0xff) {
705 ha
->flt_region_fw
= start
;
707 case FLT_REG_BOOT_CODE
:
708 ha
->flt_region_boot
= start
;
711 ha
->flt_region_vpd_nvram
= start
;
713 ha
->flt_region_vpd
= start
;
716 if (!ha
->flags
.port0
)
717 ha
->flt_region_vpd
= start
;
719 case FLT_REG_NVRAM_0
:
721 ha
->flt_region_nvram
= start
;
723 case FLT_REG_NVRAM_1
:
724 if (!ha
->flags
.port0
)
725 ha
->flt_region_nvram
= start
;
728 ha
->flt_region_fdt
= start
;
730 case FLT_REG_NPIV_CONF_0
:
732 ha
->flt_region_npiv_conf
= start
;
734 case FLT_REG_NPIV_CONF_1
:
735 if (!ha
->flags
.port0
)
736 ha
->flt_region_npiv_conf
= start
;
738 case FLT_REG_GOLD_FW
:
739 ha
->flt_region_gold_fw
= start
;
741 case FLT_REG_FCP_PRIO_0
:
742 if (!(PCI_FUNC(ha
->pdev
->devfn
) & 1))
743 ha
->flt_region_fcp_prio
= start
;
745 case FLT_REG_FCP_PRIO_1
:
746 if (PCI_FUNC(ha
->pdev
->devfn
) & 1)
747 ha
->flt_region_fcp_prio
= start
;
754 /* Use hardcoded defaults. */
757 if (IS_QLA24XX_TYPE(ha
))
759 else if (IS_QLA25XX(ha
))
761 else if (IS_QLA81XX(ha
))
763 ha
->flt_region_fw
= def_fw
[def
];
764 ha
->flt_region_boot
= def_boot
[def
];
765 ha
->flt_region_vpd_nvram
= def_vpd_nvram
[def
];
766 ha
->flt_region_vpd
= ha
->flags
.port0
?
767 def_vpd0
[def
] : def_vpd1
[def
];
768 ha
->flt_region_nvram
= ha
->flags
.port0
?
769 def_nvram0
[def
] : def_nvram1
[def
];
770 ha
->flt_region_fdt
= def_fdt
[def
];
771 ha
->flt_region_npiv_conf
= ha
->flags
.port0
?
772 def_npiv_conf0
[def
] : def_npiv_conf1
[def
];
773 ha
->flt_region_fcp_prio
= ha
->flags
.port0
?
774 fcp_prio_cfg0
[def
] : fcp_prio_cfg1
[def
];
776 DEBUG2(qla_printk(KERN_DEBUG
, ha
, "FLT[%s]: boot=0x%x fw=0x%x "
777 "vpd_nvram=0x%x vpd=0x%x nvram=0x%x fdt=0x%x flt=0x%x "
778 "npiv=0x%x.\n", loc
, ha
->flt_region_boot
, ha
->flt_region_fw
,
779 ha
->flt_region_vpd_nvram
, ha
->flt_region_vpd
, ha
->flt_region_nvram
,
780 ha
->flt_region_fdt
, ha
->flt_region_flt
, ha
->flt_region_npiv_conf
));
784 qla2xxx_get_fdt_info(scsi_qla_host_t
*vha
)
786 #define FLASH_BLK_SIZE_4K 0x1000
787 #define FLASH_BLK_SIZE_32K 0x8000
788 #define FLASH_BLK_SIZE_64K 0x10000
789 const char *loc
, *locations
[] = { "MID", "FDT" };
790 uint16_t cnt
, chksum
;
792 struct qla_fdt_layout
*fdt
;
793 uint8_t man_id
, flash_id
;
795 struct qla_hw_data
*ha
= vha
->hw
;
796 struct req_que
*req
= ha
->req_q_map
[0];
798 wptr
= (uint16_t *)req
->ring
;
799 fdt
= (struct qla_fdt_layout
*)req
->ring
;
800 ha
->isp_ops
->read_optrom(vha
, (uint8_t *)req
->ring
,
801 ha
->flt_region_fdt
<< 2, OPTROM_BURST_SIZE
);
802 if (*wptr
== __constant_cpu_to_le16(0xffff))
804 if (fdt
->sig
[0] != 'Q' || fdt
->sig
[1] != 'L' || fdt
->sig
[2] != 'I' ||
808 for (cnt
= 0, chksum
= 0; cnt
< sizeof(struct qla_fdt_layout
) >> 1;
810 chksum
+= le16_to_cpu(*wptr
++);
812 DEBUG2(qla_printk(KERN_INFO
, ha
, "Inconsistent FDT detected: "
813 "checksum=0x%x id=%c version=0x%x.\n", chksum
, fdt
->sig
[0],
814 le16_to_cpu(fdt
->version
)));
815 DEBUG9(qla2x00_dump_buffer((uint8_t *)fdt
, sizeof(*fdt
)));
820 mid
= le16_to_cpu(fdt
->man_id
);
821 fid
= le16_to_cpu(fdt
->id
);
822 ha
->fdt_wrt_disable
= fdt
->wrt_disable_bits
;
823 ha
->fdt_erase_cmd
= flash_conf_addr(ha
, 0x0300 | fdt
->erase_cmd
);
824 ha
->fdt_block_size
= le32_to_cpu(fdt
->block_size
);
825 if (fdt
->unprotect_sec_cmd
) {
826 ha
->fdt_unprotect_sec_cmd
= flash_conf_addr(ha
, 0x0300 |
827 fdt
->unprotect_sec_cmd
);
828 ha
->fdt_protect_sec_cmd
= fdt
->protect_sec_cmd
?
829 flash_conf_addr(ha
, 0x0300 | fdt
->protect_sec_cmd
):
830 flash_conf_addr(ha
, 0x0336);
835 qla24xx_get_flash_manufacturer(ha
, &man_id
, &flash_id
);
838 ha
->fdt_wrt_disable
= 0x9c;
839 ha
->fdt_erase_cmd
= flash_conf_addr(ha
, 0x03d8);
841 case 0xbf: /* STT flash. */
842 if (flash_id
== 0x8e)
843 ha
->fdt_block_size
= FLASH_BLK_SIZE_64K
;
845 ha
->fdt_block_size
= FLASH_BLK_SIZE_32K
;
847 if (flash_id
== 0x80)
848 ha
->fdt_erase_cmd
= flash_conf_addr(ha
, 0x0352);
850 case 0x13: /* ST M25P80. */
851 ha
->fdt_block_size
= FLASH_BLK_SIZE_64K
;
853 case 0x1f: /* Atmel 26DF081A. */
854 ha
->fdt_block_size
= FLASH_BLK_SIZE_4K
;
855 ha
->fdt_erase_cmd
= flash_conf_addr(ha
, 0x0320);
856 ha
->fdt_unprotect_sec_cmd
= flash_conf_addr(ha
, 0x0339);
857 ha
->fdt_protect_sec_cmd
= flash_conf_addr(ha
, 0x0336);
860 /* Default to 64 kb sector size. */
861 ha
->fdt_block_size
= FLASH_BLK_SIZE_64K
;
865 DEBUG2(qla_printk(KERN_DEBUG
, ha
, "FDT[%s]: (0x%x/0x%x) erase=0x%x "
866 "pro=%x upro=%x wrtd=0x%x blk=0x%x.\n", loc
, mid
, fid
,
867 ha
->fdt_erase_cmd
, ha
->fdt_protect_sec_cmd
,
868 ha
->fdt_unprotect_sec_cmd
, ha
->fdt_wrt_disable
,
869 ha
->fdt_block_size
));
873 qla2xxx_get_flash_info(scsi_qla_host_t
*vha
)
877 struct qla_hw_data
*ha
= vha
->hw
;
879 if (!IS_QLA24XX_TYPE(ha
) && !IS_QLA25XX(ha
) && !IS_QLA81XX(ha
))
882 ret
= qla2xxx_find_flt_start(vha
, &flt_addr
);
883 if (ret
!= QLA_SUCCESS
)
886 qla2xxx_get_flt_info(vha
, flt_addr
);
887 qla2xxx_get_fdt_info(vha
);
893 qla2xxx_flash_npiv_conf(scsi_qla_host_t
*vha
)
895 #define NPIV_CONFIG_SIZE (16*1024)
898 uint16_t cnt
, chksum
;
900 struct qla_npiv_header hdr
;
901 struct qla_npiv_entry
*entry
;
902 struct qla_hw_data
*ha
= vha
->hw
;
904 if (!IS_QLA24XX_TYPE(ha
) && !IS_QLA25XX(ha
) && !IS_QLA81XX(ha
))
907 ha
->isp_ops
->read_optrom(vha
, (uint8_t *)&hdr
,
908 ha
->flt_region_npiv_conf
<< 2, sizeof(struct qla_npiv_header
));
909 if (hdr
.version
== __constant_cpu_to_le16(0xffff))
911 if (hdr
.version
!= __constant_cpu_to_le16(1)) {
912 DEBUG2(qla_printk(KERN_INFO
, ha
, "Unsupported NPIV-Config "
913 "detected: version=0x%x entries=0x%x checksum=0x%x.\n",
914 le16_to_cpu(hdr
.version
), le16_to_cpu(hdr
.entries
),
915 le16_to_cpu(hdr
.checksum
)));
919 data
= kmalloc(NPIV_CONFIG_SIZE
, GFP_KERNEL
);
921 DEBUG2(qla_printk(KERN_INFO
, ha
, "NPIV-Config: Unable to "
922 "allocate memory.\n"));
926 ha
->isp_ops
->read_optrom(vha
, (uint8_t *)data
,
927 ha
->flt_region_npiv_conf
<< 2, NPIV_CONFIG_SIZE
);
929 cnt
= (sizeof(struct qla_npiv_header
) + le16_to_cpu(hdr
.entries
) *
930 sizeof(struct qla_npiv_entry
)) >> 1;
931 for (wptr
= data
, chksum
= 0; cnt
; cnt
--)
932 chksum
+= le16_to_cpu(*wptr
++);
934 DEBUG2(qla_printk(KERN_INFO
, ha
, "Inconsistent NPIV-Config "
935 "detected: version=0x%x entries=0x%x checksum=0x%x.\n",
936 le16_to_cpu(hdr
.version
), le16_to_cpu(hdr
.entries
),
941 entry
= data
+ sizeof(struct qla_npiv_header
);
942 cnt
= le16_to_cpu(hdr
.entries
);
943 for (i
= 0; cnt
; cnt
--, entry
++, i
++) {
945 struct fc_vport_identifiers vid
;
946 struct fc_vport
*vport
;
948 memcpy(&ha
->npiv_info
[i
], entry
, sizeof(struct qla_npiv_entry
));
950 flags
= le16_to_cpu(entry
->flags
);
953 if ((flags
& BIT_0
) == 0)
956 memset(&vid
, 0, sizeof(vid
));
957 vid
.roles
= FC_PORT_ROLE_FCP_INITIATOR
;
958 vid
.vport_type
= FC_PORTTYPE_NPIV
;
960 vid
.port_name
= wwn_to_u64(entry
->port_name
);
961 vid
.node_name
= wwn_to_u64(entry
->node_name
);
963 DEBUG2(qla_printk(KERN_INFO
, ha
, "NPIV[%02x]: wwpn=%llx "
964 "wwnn=%llx vf_id=0x%x Q_qos=0x%x F_qos=0x%x.\n", cnt
,
965 (unsigned long long)vid
.port_name
,
966 (unsigned long long)vid
.node_name
,
967 le16_to_cpu(entry
->vf_id
),
968 entry
->q_qos
, entry
->f_qos
));
970 if (i
< QLA_PRECONFIG_VPORTS
) {
971 vport
= fc_vport_create(vha
->host
, 0, &vid
);
973 qla_printk(KERN_INFO
, ha
,
974 "NPIV-Config: Failed to create vport [%02x]: "
975 "wwpn=%llx wwnn=%llx.\n", cnt
,
976 (unsigned long long)vid
.port_name
,
977 (unsigned long long)vid
.node_name
);
985 qla24xx_unprotect_flash(scsi_qla_host_t
*vha
)
987 struct qla_hw_data
*ha
= vha
->hw
;
988 struct device_reg_24xx __iomem
*reg
= &ha
->iobase
->isp24
;
990 if (ha
->flags
.fac_supported
)
991 return qla81xx_fac_do_write_enable(vha
, 1);
993 /* Enable flash write. */
994 WRT_REG_DWORD(®
->ctrl_status
,
995 RD_REG_DWORD(®
->ctrl_status
) | CSRX_FLASH_ENABLE
);
996 RD_REG_DWORD(®
->ctrl_status
); /* PCI Posting. */
998 if (!ha
->fdt_wrt_disable
)
1001 /* Disable flash write-protection, first clear SR protection bit */
1002 qla24xx_write_flash_dword(ha
, flash_conf_addr(ha
, 0x101), 0);
1003 /* Then write zero again to clear remaining SR bits.*/
1004 qla24xx_write_flash_dword(ha
, flash_conf_addr(ha
, 0x101), 0);
1010 qla24xx_protect_flash(scsi_qla_host_t
*vha
)
1013 struct qla_hw_data
*ha
= vha
->hw
;
1014 struct device_reg_24xx __iomem
*reg
= &ha
->iobase
->isp24
;
1016 if (ha
->flags
.fac_supported
)
1017 return qla81xx_fac_do_write_enable(vha
, 0);
1019 if (!ha
->fdt_wrt_disable
)
1020 goto skip_wrt_protect
;
1022 /* Enable flash write-protection and wait for completion. */
1023 qla24xx_write_flash_dword(ha
, flash_conf_addr(ha
, 0x101),
1024 ha
->fdt_wrt_disable
);
1025 for (cnt
= 300; cnt
&&
1026 qla24xx_read_flash_dword(ha
, flash_conf_addr(ha
, 0x005)) & BIT_0
;
1032 /* Disable flash write. */
1033 WRT_REG_DWORD(®
->ctrl_status
,
1034 RD_REG_DWORD(®
->ctrl_status
) & ~CSRX_FLASH_ENABLE
);
1035 RD_REG_DWORD(®
->ctrl_status
); /* PCI Posting. */
1041 qla24xx_erase_sector(scsi_qla_host_t
*vha
, uint32_t fdata
)
1043 struct qla_hw_data
*ha
= vha
->hw
;
1044 uint32_t start
, finish
;
1046 if (ha
->flags
.fac_supported
) {
1048 finish
= start
+ (ha
->fdt_block_size
>> 2) - 1;
1049 return qla81xx_fac_erase_sector(vha
, flash_data_addr(ha
,
1050 start
), flash_data_addr(ha
, finish
));
1053 return qla24xx_write_flash_dword(ha
, ha
->fdt_erase_cmd
,
1054 (fdata
& 0xff00) | ((fdata
<< 16) & 0xff0000) |
1055 ((fdata
>> 16) & 0xff));
1059 qla24xx_write_flash_data(scsi_qla_host_t
*vha
, uint32_t *dwptr
, uint32_t faddr
,
1064 uint32_t sec_mask
, rest_addr
;
1066 dma_addr_t optrom_dma
;
1067 void *optrom
= NULL
;
1068 struct qla_hw_data
*ha
= vha
->hw
;
1070 /* Prepare burst-capable write on supported ISPs. */
1071 if ((IS_QLA25XX(ha
) || IS_QLA81XX(ha
)) && !(faddr
& 0xfff) &&
1072 dwords
> OPTROM_BURST_DWORDS
) {
1073 optrom
= dma_alloc_coherent(&ha
->pdev
->dev
, OPTROM_BURST_SIZE
,
1074 &optrom_dma
, GFP_KERNEL
);
1076 qla_printk(KERN_DEBUG
, ha
,
1077 "Unable to allocate memory for optrom burst write "
1078 "(%x KB).\n", OPTROM_BURST_SIZE
/ 1024);
1082 rest_addr
= (ha
->fdt_block_size
>> 2) - 1;
1083 sec_mask
= ~rest_addr
;
1085 ret
= qla24xx_unprotect_flash(vha
);
1086 if (ret
!= QLA_SUCCESS
) {
1087 qla_printk(KERN_WARNING
, ha
,
1088 "Unable to unprotect flash for update.\n");
1092 for (liter
= 0; liter
< dwords
; liter
++, faddr
++, dwptr
++) {
1093 fdata
= (faddr
& sec_mask
) << 2;
1095 /* Are we at the beginning of a sector? */
1096 if ((faddr
& rest_addr
) == 0) {
1097 /* Do sector unprotect. */
1098 if (ha
->fdt_unprotect_sec_cmd
)
1099 qla24xx_write_flash_dword(ha
,
1100 ha
->fdt_unprotect_sec_cmd
,
1101 (fdata
& 0xff00) | ((fdata
<< 16) &
1102 0xff0000) | ((fdata
>> 16) & 0xff));
1103 ret
= qla24xx_erase_sector(vha
, fdata
);
1104 if (ret
!= QLA_SUCCESS
) {
1105 DEBUG9(qla_printk(KERN_WARNING
, ha
,
1106 "Unable to erase sector: address=%x.\n",
1112 /* Go with burst-write. */
1113 if (optrom
&& (liter
+ OPTROM_BURST_DWORDS
) <= dwords
) {
1114 /* Copy data to DMA'ble buffer. */
1115 memcpy(optrom
, dwptr
, OPTROM_BURST_SIZE
);
1117 ret
= qla2x00_load_ram(vha
, optrom_dma
,
1118 flash_data_addr(ha
, faddr
),
1119 OPTROM_BURST_DWORDS
);
1120 if (ret
!= QLA_SUCCESS
) {
1121 qla_printk(KERN_WARNING
, ha
,
1122 "Unable to burst-write optrom segment "
1123 "(%x/%x/%llx).\n", ret
,
1124 flash_data_addr(ha
, faddr
),
1125 (unsigned long long)optrom_dma
);
1126 qla_printk(KERN_WARNING
, ha
,
1127 "Reverting to slow-write.\n");
1129 dma_free_coherent(&ha
->pdev
->dev
,
1130 OPTROM_BURST_SIZE
, optrom
, optrom_dma
);
1133 liter
+= OPTROM_BURST_DWORDS
- 1;
1134 faddr
+= OPTROM_BURST_DWORDS
- 1;
1135 dwptr
+= OPTROM_BURST_DWORDS
- 1;
1140 ret
= qla24xx_write_flash_dword(ha
,
1141 flash_data_addr(ha
, faddr
), cpu_to_le32(*dwptr
));
1142 if (ret
!= QLA_SUCCESS
) {
1143 DEBUG9(printk("%s(%ld) Unable to program flash "
1144 "address=%x data=%x.\n", __func__
,
1145 vha
->host_no
, faddr
, *dwptr
));
1149 /* Do sector protect. */
1150 if (ha
->fdt_unprotect_sec_cmd
&&
1151 ((faddr
& rest_addr
) == rest_addr
))
1152 qla24xx_write_flash_dword(ha
,
1153 ha
->fdt_protect_sec_cmd
,
1154 (fdata
& 0xff00) | ((fdata
<< 16) &
1155 0xff0000) | ((fdata
>> 16) & 0xff));
1158 ret
= qla24xx_protect_flash(vha
);
1159 if (ret
!= QLA_SUCCESS
)
1160 qla_printk(KERN_WARNING
, ha
,
1161 "Unable to protect flash after update.\n");
1164 dma_free_coherent(&ha
->pdev
->dev
,
1165 OPTROM_BURST_SIZE
, optrom
, optrom_dma
);
1171 qla2x00_read_nvram_data(scsi_qla_host_t
*vha
, uint8_t *buf
, uint32_t naddr
,
1176 struct qla_hw_data
*ha
= vha
->hw
;
1178 /* Word reads to NVRAM via registers. */
1179 wptr
= (uint16_t *)buf
;
1180 qla2x00_lock_nvram_access(ha
);
1181 for (i
= 0; i
< bytes
>> 1; i
++, naddr
++)
1182 wptr
[i
] = cpu_to_le16(qla2x00_get_nvram_word(ha
,
1184 qla2x00_unlock_nvram_access(ha
);
1190 qla24xx_read_nvram_data(scsi_qla_host_t
*vha
, uint8_t *buf
, uint32_t naddr
,
1195 struct qla_hw_data
*ha
= vha
->hw
;
1197 /* Dword reads to flash. */
1198 dwptr
= (uint32_t *)buf
;
1199 for (i
= 0; i
< bytes
>> 2; i
++, naddr
++)
1200 dwptr
[i
] = cpu_to_le32(qla24xx_read_flash_dword(ha
,
1201 nvram_data_addr(ha
, naddr
)));
1207 qla2x00_write_nvram_data(scsi_qla_host_t
*vha
, uint8_t *buf
, uint32_t naddr
,
1213 unsigned long flags
;
1214 struct qla_hw_data
*ha
= vha
->hw
;
1218 spin_lock_irqsave(&ha
->hardware_lock
, flags
);
1219 qla2x00_lock_nvram_access(ha
);
1221 /* Disable NVRAM write-protection. */
1222 stat
= qla2x00_clear_nvram_protection(ha
);
1224 wptr
= (uint16_t *)buf
;
1225 for (i
= 0; i
< bytes
>> 1; i
++, naddr
++) {
1226 qla2x00_write_nvram_word(ha
, naddr
,
1227 cpu_to_le16(*wptr
));
1231 /* Enable NVRAM write-protection. */
1232 qla2x00_set_nvram_protection(ha
, stat
);
1234 qla2x00_unlock_nvram_access(ha
);
1235 spin_unlock_irqrestore(&ha
->hardware_lock
, flags
);
1241 qla24xx_write_nvram_data(scsi_qla_host_t
*vha
, uint8_t *buf
, uint32_t naddr
,
1247 struct qla_hw_data
*ha
= vha
->hw
;
1248 struct device_reg_24xx __iomem
*reg
= &ha
->iobase
->isp24
;
1252 /* Enable flash write. */
1253 WRT_REG_DWORD(®
->ctrl_status
,
1254 RD_REG_DWORD(®
->ctrl_status
) | CSRX_FLASH_ENABLE
);
1255 RD_REG_DWORD(®
->ctrl_status
); /* PCI Posting. */
1257 /* Disable NVRAM write-protection. */
1258 qla24xx_write_flash_dword(ha
, nvram_conf_addr(ha
, 0x101), 0);
1259 qla24xx_write_flash_dword(ha
, nvram_conf_addr(ha
, 0x101), 0);
1261 /* Dword writes to flash. */
1262 dwptr
= (uint32_t *)buf
;
1263 for (i
= 0; i
< bytes
>> 2; i
++, naddr
++, dwptr
++) {
1264 ret
= qla24xx_write_flash_dword(ha
,
1265 nvram_data_addr(ha
, naddr
), cpu_to_le32(*dwptr
));
1266 if (ret
!= QLA_SUCCESS
) {
1267 DEBUG9(qla_printk(KERN_WARNING
, ha
,
1268 "Unable to program nvram address=%x data=%x.\n",
1274 /* Enable NVRAM write-protection. */
1275 qla24xx_write_flash_dword(ha
, nvram_conf_addr(ha
, 0x101), 0x8c);
1277 /* Disable flash write. */
1278 WRT_REG_DWORD(®
->ctrl_status
,
1279 RD_REG_DWORD(®
->ctrl_status
) & ~CSRX_FLASH_ENABLE
);
1280 RD_REG_DWORD(®
->ctrl_status
); /* PCI Posting. */
1286 qla25xx_read_nvram_data(scsi_qla_host_t
*vha
, uint8_t *buf
, uint32_t naddr
,
1291 struct qla_hw_data
*ha
= vha
->hw
;
1293 /* Dword reads to flash. */
1294 dwptr
= (uint32_t *)buf
;
1295 for (i
= 0; i
< bytes
>> 2; i
++, naddr
++)
1296 dwptr
[i
] = cpu_to_le32(qla24xx_read_flash_dword(ha
,
1297 flash_data_addr(ha
, ha
->flt_region_vpd_nvram
| naddr
)));
1303 qla25xx_write_nvram_data(scsi_qla_host_t
*vha
, uint8_t *buf
, uint32_t naddr
,
1306 struct qla_hw_data
*ha
= vha
->hw
;
1307 #define RMW_BUFFER_SIZE (64 * 1024)
1310 dbuf
= vmalloc(RMW_BUFFER_SIZE
);
1312 return QLA_MEMORY_ALLOC_FAILED
;
1313 ha
->isp_ops
->read_optrom(vha
, dbuf
, ha
->flt_region_vpd_nvram
<< 2,
1315 memcpy(dbuf
+ (naddr
<< 2), buf
, bytes
);
1316 ha
->isp_ops
->write_optrom(vha
, dbuf
, ha
->flt_region_vpd_nvram
<< 2,
1324 qla2x00_flip_colors(struct qla_hw_data
*ha
, uint16_t *pflags
)
1326 if (IS_QLA2322(ha
)) {
1327 /* Flip all colors. */
1328 if (ha
->beacon_color_state
== QLA_LED_ALL_ON
) {
1330 ha
->beacon_color_state
= 0;
1331 *pflags
= GPIO_LED_ALL_OFF
;
1334 ha
->beacon_color_state
= QLA_LED_ALL_ON
;
1335 *pflags
= GPIO_LED_RGA_ON
;
1338 /* Flip green led only. */
1339 if (ha
->beacon_color_state
== QLA_LED_GRN_ON
) {
1341 ha
->beacon_color_state
= 0;
1342 *pflags
= GPIO_LED_GREEN_OFF_AMBER_OFF
;
1345 ha
->beacon_color_state
= QLA_LED_GRN_ON
;
1346 *pflags
= GPIO_LED_GREEN_ON_AMBER_OFF
;
1351 #define PIO_REG(h, r) ((h)->pio_address + offsetof(struct device_reg_2xxx, r))
1354 qla2x00_beacon_blink(struct scsi_qla_host
*vha
)
1356 uint16_t gpio_enable
;
1358 uint16_t led_color
= 0;
1359 unsigned long flags
;
1360 struct qla_hw_data
*ha
= vha
->hw
;
1361 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
1363 spin_lock_irqsave(&ha
->hardware_lock
, flags
);
1365 /* Save the Original GPIOE. */
1366 if (ha
->pio_address
) {
1367 gpio_enable
= RD_REG_WORD_PIO(PIO_REG(ha
, gpioe
));
1368 gpio_data
= RD_REG_WORD_PIO(PIO_REG(ha
, gpiod
));
1370 gpio_enable
= RD_REG_WORD(®
->gpioe
);
1371 gpio_data
= RD_REG_WORD(®
->gpiod
);
1374 /* Set the modified gpio_enable values */
1375 gpio_enable
|= GPIO_LED_MASK
;
1377 if (ha
->pio_address
) {
1378 WRT_REG_WORD_PIO(PIO_REG(ha
, gpioe
), gpio_enable
);
1380 WRT_REG_WORD(®
->gpioe
, gpio_enable
);
1381 RD_REG_WORD(®
->gpioe
);
1384 qla2x00_flip_colors(ha
, &led_color
);
1386 /* Clear out any previously set LED color. */
1387 gpio_data
&= ~GPIO_LED_MASK
;
1389 /* Set the new input LED color to GPIOD. */
1390 gpio_data
|= led_color
;
1392 /* Set the modified gpio_data values */
1393 if (ha
->pio_address
) {
1394 WRT_REG_WORD_PIO(PIO_REG(ha
, gpiod
), gpio_data
);
1396 WRT_REG_WORD(®
->gpiod
, gpio_data
);
1397 RD_REG_WORD(®
->gpiod
);
1400 spin_unlock_irqrestore(&ha
->hardware_lock
, flags
);
1404 qla2x00_beacon_on(struct scsi_qla_host
*vha
)
1406 uint16_t gpio_enable
;
1408 unsigned long flags
;
1409 struct qla_hw_data
*ha
= vha
->hw
;
1410 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
1412 ha
->fw_options
[1] &= ~FO1_SET_EMPHASIS_SWING
;
1413 ha
->fw_options
[1] |= FO1_DISABLE_GPIO6_7
;
1415 if (qla2x00_set_fw_options(vha
, ha
->fw_options
) != QLA_SUCCESS
) {
1416 qla_printk(KERN_WARNING
, ha
,
1417 "Unable to update fw options (beacon on).\n");
1418 return QLA_FUNCTION_FAILED
;
1421 /* Turn off LEDs. */
1422 spin_lock_irqsave(&ha
->hardware_lock
, flags
);
1423 if (ha
->pio_address
) {
1424 gpio_enable
= RD_REG_WORD_PIO(PIO_REG(ha
, gpioe
));
1425 gpio_data
= RD_REG_WORD_PIO(PIO_REG(ha
, gpiod
));
1427 gpio_enable
= RD_REG_WORD(®
->gpioe
);
1428 gpio_data
= RD_REG_WORD(®
->gpiod
);
1430 gpio_enable
|= GPIO_LED_MASK
;
1432 /* Set the modified gpio_enable values. */
1433 if (ha
->pio_address
) {
1434 WRT_REG_WORD_PIO(PIO_REG(ha
, gpioe
), gpio_enable
);
1436 WRT_REG_WORD(®
->gpioe
, gpio_enable
);
1437 RD_REG_WORD(®
->gpioe
);
1440 /* Clear out previously set LED colour. */
1441 gpio_data
&= ~GPIO_LED_MASK
;
1442 if (ha
->pio_address
) {
1443 WRT_REG_WORD_PIO(PIO_REG(ha
, gpiod
), gpio_data
);
1445 WRT_REG_WORD(®
->gpiod
, gpio_data
);
1446 RD_REG_WORD(®
->gpiod
);
1448 spin_unlock_irqrestore(&ha
->hardware_lock
, flags
);
1451 * Let the per HBA timer kick off the blinking process based on
1452 * the following flags. No need to do anything else now.
1454 ha
->beacon_blink_led
= 1;
1455 ha
->beacon_color_state
= 0;
1461 qla2x00_beacon_off(struct scsi_qla_host
*vha
)
1463 int rval
= QLA_SUCCESS
;
1464 struct qla_hw_data
*ha
= vha
->hw
;
1466 ha
->beacon_blink_led
= 0;
1468 /* Set the on flag so when it gets flipped it will be off. */
1470 ha
->beacon_color_state
= QLA_LED_ALL_ON
;
1472 ha
->beacon_color_state
= QLA_LED_GRN_ON
;
1474 ha
->isp_ops
->beacon_blink(vha
); /* This turns green LED off */
1476 ha
->fw_options
[1] &= ~FO1_SET_EMPHASIS_SWING
;
1477 ha
->fw_options
[1] &= ~FO1_DISABLE_GPIO6_7
;
1479 rval
= qla2x00_set_fw_options(vha
, ha
->fw_options
);
1480 if (rval
!= QLA_SUCCESS
)
1481 qla_printk(KERN_WARNING
, ha
,
1482 "Unable to update fw options (beacon off).\n");
1488 qla24xx_flip_colors(struct qla_hw_data
*ha
, uint16_t *pflags
)
1490 /* Flip all colors. */
1491 if (ha
->beacon_color_state
== QLA_LED_ALL_ON
) {
1493 ha
->beacon_color_state
= 0;
1497 ha
->beacon_color_state
= QLA_LED_ALL_ON
;
1498 *pflags
= GPDX_LED_YELLOW_ON
| GPDX_LED_AMBER_ON
;
1503 qla24xx_beacon_blink(struct scsi_qla_host
*vha
)
1505 uint16_t led_color
= 0;
1507 unsigned long flags
;
1508 struct qla_hw_data
*ha
= vha
->hw
;
1509 struct device_reg_24xx __iomem
*reg
= &ha
->iobase
->isp24
;
1511 /* Save the Original GPIOD. */
1512 spin_lock_irqsave(&ha
->hardware_lock
, flags
);
1513 gpio_data
= RD_REG_DWORD(®
->gpiod
);
1515 /* Enable the gpio_data reg for update. */
1516 gpio_data
|= GPDX_LED_UPDATE_MASK
;
1518 WRT_REG_DWORD(®
->gpiod
, gpio_data
);
1519 gpio_data
= RD_REG_DWORD(®
->gpiod
);
1521 /* Set the color bits. */
1522 qla24xx_flip_colors(ha
, &led_color
);
1524 /* Clear out any previously set LED color. */
1525 gpio_data
&= ~GPDX_LED_COLOR_MASK
;
1527 /* Set the new input LED color to GPIOD. */
1528 gpio_data
|= led_color
;
1530 /* Set the modified gpio_data values. */
1531 WRT_REG_DWORD(®
->gpiod
, gpio_data
);
1532 gpio_data
= RD_REG_DWORD(®
->gpiod
);
1533 spin_unlock_irqrestore(&ha
->hardware_lock
, flags
);
1537 qla24xx_beacon_on(struct scsi_qla_host
*vha
)
1540 unsigned long flags
;
1541 struct qla_hw_data
*ha
= vha
->hw
;
1542 struct device_reg_24xx __iomem
*reg
= &ha
->iobase
->isp24
;
1544 if (ha
->beacon_blink_led
== 0) {
1545 /* Enable firmware for update */
1546 ha
->fw_options
[1] |= ADD_FO1_DISABLE_GPIO_LED_CTRL
;
1548 if (qla2x00_set_fw_options(vha
, ha
->fw_options
) != QLA_SUCCESS
)
1549 return QLA_FUNCTION_FAILED
;
1551 if (qla2x00_get_fw_options(vha
, ha
->fw_options
) !=
1553 qla_printk(KERN_WARNING
, ha
,
1554 "Unable to update fw options (beacon on).\n");
1555 return QLA_FUNCTION_FAILED
;
1558 spin_lock_irqsave(&ha
->hardware_lock
, flags
);
1559 gpio_data
= RD_REG_DWORD(®
->gpiod
);
1561 /* Enable the gpio_data reg for update. */
1562 gpio_data
|= GPDX_LED_UPDATE_MASK
;
1563 WRT_REG_DWORD(®
->gpiod
, gpio_data
);
1564 RD_REG_DWORD(®
->gpiod
);
1566 spin_unlock_irqrestore(&ha
->hardware_lock
, flags
);
1569 /* So all colors blink together. */
1570 ha
->beacon_color_state
= 0;
1572 /* Let the per HBA timer kick off the blinking process. */
1573 ha
->beacon_blink_led
= 1;
1579 qla24xx_beacon_off(struct scsi_qla_host
*vha
)
1582 unsigned long flags
;
1583 struct qla_hw_data
*ha
= vha
->hw
;
1584 struct device_reg_24xx __iomem
*reg
= &ha
->iobase
->isp24
;
1586 ha
->beacon_blink_led
= 0;
1587 ha
->beacon_color_state
= QLA_LED_ALL_ON
;
1589 ha
->isp_ops
->beacon_blink(vha
); /* Will flip to all off. */
1591 /* Give control back to firmware. */
1592 spin_lock_irqsave(&ha
->hardware_lock
, flags
);
1593 gpio_data
= RD_REG_DWORD(®
->gpiod
);
1595 /* Disable the gpio_data reg for update. */
1596 gpio_data
&= ~GPDX_LED_UPDATE_MASK
;
1597 WRT_REG_DWORD(®
->gpiod
, gpio_data
);
1598 RD_REG_DWORD(®
->gpiod
);
1599 spin_unlock_irqrestore(&ha
->hardware_lock
, flags
);
1601 ha
->fw_options
[1] &= ~ADD_FO1_DISABLE_GPIO_LED_CTRL
;
1603 if (qla2x00_set_fw_options(vha
, ha
->fw_options
) != QLA_SUCCESS
) {
1604 qla_printk(KERN_WARNING
, ha
,
1605 "Unable to update fw options (beacon off).\n");
1606 return QLA_FUNCTION_FAILED
;
1609 if (qla2x00_get_fw_options(vha
, ha
->fw_options
) != QLA_SUCCESS
) {
1610 qla_printk(KERN_WARNING
, ha
,
1611 "Unable to get fw options (beacon off).\n");
1612 return QLA_FUNCTION_FAILED
;
1620 * Flash support routines
1624 * qla2x00_flash_enable() - Setup flash for reading and writing.
1628 qla2x00_flash_enable(struct qla_hw_data
*ha
)
1631 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
1633 data
= RD_REG_WORD(®
->ctrl_status
);
1634 data
|= CSR_FLASH_ENABLE
;
1635 WRT_REG_WORD(®
->ctrl_status
, data
);
1636 RD_REG_WORD(®
->ctrl_status
); /* PCI Posting. */
1640 * qla2x00_flash_disable() - Disable flash and allow RISC to run.
1644 qla2x00_flash_disable(struct qla_hw_data
*ha
)
1647 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
1649 data
= RD_REG_WORD(®
->ctrl_status
);
1650 data
&= ~(CSR_FLASH_ENABLE
);
1651 WRT_REG_WORD(®
->ctrl_status
, data
);
1652 RD_REG_WORD(®
->ctrl_status
); /* PCI Posting. */
1656 * qla2x00_read_flash_byte() - Reads a byte from flash
1658 * @addr: Address in flash to read
1660 * A word is read from the chip, but, only the lower byte is valid.
1662 * Returns the byte read from flash @addr.
1665 qla2x00_read_flash_byte(struct qla_hw_data
*ha
, uint32_t addr
)
1668 uint16_t bank_select
;
1669 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
1671 bank_select
= RD_REG_WORD(®
->ctrl_status
);
1673 if (IS_QLA2322(ha
) || IS_QLA6322(ha
)) {
1674 /* Specify 64K address range: */
1675 /* clear out Module Select and Flash Address bits [19:16]. */
1676 bank_select
&= ~0xf8;
1677 bank_select
|= addr
>> 12 & 0xf0;
1678 bank_select
|= CSR_FLASH_64K_BANK
;
1679 WRT_REG_WORD(®
->ctrl_status
, bank_select
);
1680 RD_REG_WORD(®
->ctrl_status
); /* PCI Posting. */
1682 WRT_REG_WORD(®
->flash_address
, (uint16_t)addr
);
1683 data
= RD_REG_WORD(®
->flash_data
);
1685 return (uint8_t)data
;
1688 /* Setup bit 16 of flash address. */
1689 if ((addr
& BIT_16
) && ((bank_select
& CSR_FLASH_64K_BANK
) == 0)) {
1690 bank_select
|= CSR_FLASH_64K_BANK
;
1691 WRT_REG_WORD(®
->ctrl_status
, bank_select
);
1692 RD_REG_WORD(®
->ctrl_status
); /* PCI Posting. */
1693 } else if (((addr
& BIT_16
) == 0) &&
1694 (bank_select
& CSR_FLASH_64K_BANK
)) {
1695 bank_select
&= ~(CSR_FLASH_64K_BANK
);
1696 WRT_REG_WORD(®
->ctrl_status
, bank_select
);
1697 RD_REG_WORD(®
->ctrl_status
); /* PCI Posting. */
1700 /* Always perform IO mapped accesses to the FLASH registers. */
1701 if (ha
->pio_address
) {
1704 WRT_REG_WORD_PIO(PIO_REG(ha
, flash_address
), (uint16_t)addr
);
1706 data
= RD_REG_WORD_PIO(PIO_REG(ha
, flash_data
));
1709 data2
= RD_REG_WORD_PIO(PIO_REG(ha
, flash_data
));
1710 } while (data
!= data2
);
1712 WRT_REG_WORD(®
->flash_address
, (uint16_t)addr
);
1713 data
= qla2x00_debounce_register(®
->flash_data
);
1716 return (uint8_t)data
;
1720 * qla2x00_write_flash_byte() - Write a byte to flash
1722 * @addr: Address in flash to write
1723 * @data: Data to write
1726 qla2x00_write_flash_byte(struct qla_hw_data
*ha
, uint32_t addr
, uint8_t data
)
1728 uint16_t bank_select
;
1729 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
1731 bank_select
= RD_REG_WORD(®
->ctrl_status
);
1732 if (IS_QLA2322(ha
) || IS_QLA6322(ha
)) {
1733 /* Specify 64K address range: */
1734 /* clear out Module Select and Flash Address bits [19:16]. */
1735 bank_select
&= ~0xf8;
1736 bank_select
|= addr
>> 12 & 0xf0;
1737 bank_select
|= CSR_FLASH_64K_BANK
;
1738 WRT_REG_WORD(®
->ctrl_status
, bank_select
);
1739 RD_REG_WORD(®
->ctrl_status
); /* PCI Posting. */
1741 WRT_REG_WORD(®
->flash_address
, (uint16_t)addr
);
1742 RD_REG_WORD(®
->ctrl_status
); /* PCI Posting. */
1743 WRT_REG_WORD(®
->flash_data
, (uint16_t)data
);
1744 RD_REG_WORD(®
->ctrl_status
); /* PCI Posting. */
1749 /* Setup bit 16 of flash address. */
1750 if ((addr
& BIT_16
) && ((bank_select
& CSR_FLASH_64K_BANK
) == 0)) {
1751 bank_select
|= CSR_FLASH_64K_BANK
;
1752 WRT_REG_WORD(®
->ctrl_status
, bank_select
);
1753 RD_REG_WORD(®
->ctrl_status
); /* PCI Posting. */
1754 } else if (((addr
& BIT_16
) == 0) &&
1755 (bank_select
& CSR_FLASH_64K_BANK
)) {
1756 bank_select
&= ~(CSR_FLASH_64K_BANK
);
1757 WRT_REG_WORD(®
->ctrl_status
, bank_select
);
1758 RD_REG_WORD(®
->ctrl_status
); /* PCI Posting. */
1761 /* Always perform IO mapped accesses to the FLASH registers. */
1762 if (ha
->pio_address
) {
1763 WRT_REG_WORD_PIO(PIO_REG(ha
, flash_address
), (uint16_t)addr
);
1764 WRT_REG_WORD_PIO(PIO_REG(ha
, flash_data
), (uint16_t)data
);
1766 WRT_REG_WORD(®
->flash_address
, (uint16_t)addr
);
1767 RD_REG_WORD(®
->ctrl_status
); /* PCI Posting. */
1768 WRT_REG_WORD(®
->flash_data
, (uint16_t)data
);
1769 RD_REG_WORD(®
->ctrl_status
); /* PCI Posting. */
1774 * qla2x00_poll_flash() - Polls flash for completion.
1776 * @addr: Address in flash to poll
1777 * @poll_data: Data to be polled
1778 * @man_id: Flash manufacturer ID
1779 * @flash_id: Flash ID
1781 * This function polls the device until bit 7 of what is read matches data
1782 * bit 7 or until data bit 5 becomes a 1. If that hapens, the flash ROM timed
1783 * out (a fatal error). The flash book recommeds reading bit 7 again after
1784 * reading bit 5 as a 1.
1786 * Returns 0 on success, else non-zero.
1789 qla2x00_poll_flash(struct qla_hw_data
*ha
, uint32_t addr
, uint8_t poll_data
,
1790 uint8_t man_id
, uint8_t flash_id
)
1798 /* Wait for 30 seconds for command to finish. */
1800 for (cnt
= 3000000; cnt
; cnt
--) {
1801 flash_data
= qla2x00_read_flash_byte(ha
, addr
);
1802 if ((flash_data
& BIT_7
) == poll_data
) {
1807 if (man_id
!= 0x40 && man_id
!= 0xda) {
1808 if ((flash_data
& BIT_5
) && cnt
> 2)
1819 * qla2x00_program_flash_address() - Programs a flash address
1821 * @addr: Address in flash to program
1822 * @data: Data to be written in flash
1823 * @man_id: Flash manufacturer ID
1824 * @flash_id: Flash ID
1826 * Returns 0 on success, else non-zero.
1829 qla2x00_program_flash_address(struct qla_hw_data
*ha
, uint32_t addr
,
1830 uint8_t data
, uint8_t man_id
, uint8_t flash_id
)
1832 /* Write Program Command Sequence. */
1833 if (IS_OEM_001(ha
)) {
1834 qla2x00_write_flash_byte(ha
, 0xaaa, 0xaa);
1835 qla2x00_write_flash_byte(ha
, 0x555, 0x55);
1836 qla2x00_write_flash_byte(ha
, 0xaaa, 0xa0);
1837 qla2x00_write_flash_byte(ha
, addr
, data
);
1839 if (man_id
== 0xda && flash_id
== 0xc1) {
1840 qla2x00_write_flash_byte(ha
, addr
, data
);
1844 qla2x00_write_flash_byte(ha
, 0x5555, 0xaa);
1845 qla2x00_write_flash_byte(ha
, 0x2aaa, 0x55);
1846 qla2x00_write_flash_byte(ha
, 0x5555, 0xa0);
1847 qla2x00_write_flash_byte(ha
, addr
, data
);
1853 /* Wait for write to complete. */
1854 return qla2x00_poll_flash(ha
, addr
, data
, man_id
, flash_id
);
1858 * qla2x00_erase_flash() - Erase the flash.
1860 * @man_id: Flash manufacturer ID
1861 * @flash_id: Flash ID
1863 * Returns 0 on success, else non-zero.
1866 qla2x00_erase_flash(struct qla_hw_data
*ha
, uint8_t man_id
, uint8_t flash_id
)
1868 /* Individual Sector Erase Command Sequence */
1869 if (IS_OEM_001(ha
)) {
1870 qla2x00_write_flash_byte(ha
, 0xaaa, 0xaa);
1871 qla2x00_write_flash_byte(ha
, 0x555, 0x55);
1872 qla2x00_write_flash_byte(ha
, 0xaaa, 0x80);
1873 qla2x00_write_flash_byte(ha
, 0xaaa, 0xaa);
1874 qla2x00_write_flash_byte(ha
, 0x555, 0x55);
1875 qla2x00_write_flash_byte(ha
, 0xaaa, 0x10);
1877 qla2x00_write_flash_byte(ha
, 0x5555, 0xaa);
1878 qla2x00_write_flash_byte(ha
, 0x2aaa, 0x55);
1879 qla2x00_write_flash_byte(ha
, 0x5555, 0x80);
1880 qla2x00_write_flash_byte(ha
, 0x5555, 0xaa);
1881 qla2x00_write_flash_byte(ha
, 0x2aaa, 0x55);
1882 qla2x00_write_flash_byte(ha
, 0x5555, 0x10);
1887 /* Wait for erase to complete. */
1888 return qla2x00_poll_flash(ha
, 0x00, 0x80, man_id
, flash_id
);
1892 * qla2x00_erase_flash_sector() - Erase a flash sector.
1894 * @addr: Flash sector to erase
1895 * @sec_mask: Sector address mask
1896 * @man_id: Flash manufacturer ID
1897 * @flash_id: Flash ID
1899 * Returns 0 on success, else non-zero.
1902 qla2x00_erase_flash_sector(struct qla_hw_data
*ha
, uint32_t addr
,
1903 uint32_t sec_mask
, uint8_t man_id
, uint8_t flash_id
)
1905 /* Individual Sector Erase Command Sequence */
1906 qla2x00_write_flash_byte(ha
, 0x5555, 0xaa);
1907 qla2x00_write_flash_byte(ha
, 0x2aaa, 0x55);
1908 qla2x00_write_flash_byte(ha
, 0x5555, 0x80);
1909 qla2x00_write_flash_byte(ha
, 0x5555, 0xaa);
1910 qla2x00_write_flash_byte(ha
, 0x2aaa, 0x55);
1911 if (man_id
== 0x1f && flash_id
== 0x13)
1912 qla2x00_write_flash_byte(ha
, addr
& sec_mask
, 0x10);
1914 qla2x00_write_flash_byte(ha
, addr
& sec_mask
, 0x30);
1918 /* Wait for erase to complete. */
1919 return qla2x00_poll_flash(ha
, addr
, 0x80, man_id
, flash_id
);
1923 * qla2x00_get_flash_manufacturer() - Read manufacturer ID from flash chip.
1924 * @man_id: Flash manufacturer ID
1925 * @flash_id: Flash ID
1928 qla2x00_get_flash_manufacturer(struct qla_hw_data
*ha
, uint8_t *man_id
,
1931 qla2x00_write_flash_byte(ha
, 0x5555, 0xaa);
1932 qla2x00_write_flash_byte(ha
, 0x2aaa, 0x55);
1933 qla2x00_write_flash_byte(ha
, 0x5555, 0x90);
1934 *man_id
= qla2x00_read_flash_byte(ha
, 0x0000);
1935 *flash_id
= qla2x00_read_flash_byte(ha
, 0x0001);
1936 qla2x00_write_flash_byte(ha
, 0x5555, 0xaa);
1937 qla2x00_write_flash_byte(ha
, 0x2aaa, 0x55);
1938 qla2x00_write_flash_byte(ha
, 0x5555, 0xf0);
1942 qla2x00_read_flash_data(struct qla_hw_data
*ha
, uint8_t *tmp_buf
,
1943 uint32_t saddr
, uint32_t length
)
1945 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
1946 uint32_t midpoint
, ilength
;
1949 midpoint
= length
/ 2;
1951 WRT_REG_WORD(®
->nvram
, 0);
1952 RD_REG_WORD(®
->nvram
);
1953 for (ilength
= 0; ilength
< length
; saddr
++, ilength
++, tmp_buf
++) {
1954 if (ilength
== midpoint
) {
1955 WRT_REG_WORD(®
->nvram
, NVR_SELECT
);
1956 RD_REG_WORD(®
->nvram
);
1958 data
= qla2x00_read_flash_byte(ha
, saddr
);
1967 qla2x00_suspend_hba(struct scsi_qla_host
*vha
)
1970 unsigned long flags
;
1971 struct qla_hw_data
*ha
= vha
->hw
;
1972 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
1975 scsi_block_requests(vha
->host
);
1976 ha
->isp_ops
->disable_intrs(ha
);
1977 set_bit(MBX_UPDATE_FLASH_ACTIVE
, &ha
->mbx_cmd_flags
);
1980 spin_lock_irqsave(&ha
->hardware_lock
, flags
);
1981 WRT_REG_WORD(®
->hccr
, HCCR_PAUSE_RISC
);
1982 RD_REG_WORD(®
->hccr
);
1983 if (IS_QLA2100(ha
) || IS_QLA2200(ha
) || IS_QLA2300(ha
)) {
1984 for (cnt
= 0; cnt
< 30000; cnt
++) {
1985 if ((RD_REG_WORD(®
->hccr
) & HCCR_RISC_PAUSE
) != 0)
1992 spin_unlock_irqrestore(&ha
->hardware_lock
, flags
);
1996 qla2x00_resume_hba(struct scsi_qla_host
*vha
)
1998 struct qla_hw_data
*ha
= vha
->hw
;
2001 clear_bit(MBX_UPDATE_FLASH_ACTIVE
, &ha
->mbx_cmd_flags
);
2002 set_bit(ISP_ABORT_NEEDED
, &vha
->dpc_flags
);
2003 qla2xxx_wake_dpc(vha
);
2004 qla2x00_wait_for_chip_reset(vha
);
2005 scsi_unblock_requests(vha
->host
);
2009 qla2x00_read_optrom_data(struct scsi_qla_host
*vha
, uint8_t *buf
,
2010 uint32_t offset
, uint32_t length
)
2012 uint32_t addr
, midpoint
;
2014 struct qla_hw_data
*ha
= vha
->hw
;
2015 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
2018 qla2x00_suspend_hba(vha
);
2021 midpoint
= ha
->optrom_size
/ 2;
2023 qla2x00_flash_enable(ha
);
2024 WRT_REG_WORD(®
->nvram
, 0);
2025 RD_REG_WORD(®
->nvram
); /* PCI Posting. */
2026 for (addr
= offset
, data
= buf
; addr
< length
; addr
++, data
++) {
2027 if (addr
== midpoint
) {
2028 WRT_REG_WORD(®
->nvram
, NVR_SELECT
);
2029 RD_REG_WORD(®
->nvram
); /* PCI Posting. */
2032 *data
= qla2x00_read_flash_byte(ha
, addr
);
2034 qla2x00_flash_disable(ha
);
2037 qla2x00_resume_hba(vha
);
2043 qla2x00_write_optrom_data(struct scsi_qla_host
*vha
, uint8_t *buf
,
2044 uint32_t offset
, uint32_t length
)
2048 uint8_t man_id
, flash_id
, sec_number
, data
;
2050 uint32_t addr
, liter
, sec_mask
, rest_addr
;
2051 struct qla_hw_data
*ha
= vha
->hw
;
2052 struct device_reg_2xxx __iomem
*reg
= &ha
->iobase
->isp
;
2055 qla2x00_suspend_hba(vha
);
2060 /* Reset ISP chip. */
2061 WRT_REG_WORD(®
->ctrl_status
, CSR_ISP_SOFT_RESET
);
2062 pci_read_config_word(ha
->pdev
, PCI_COMMAND
, &wd
);
2064 /* Go with write. */
2065 qla2x00_flash_enable(ha
);
2066 do { /* Loop once to provide quick error exit */
2067 /* Structure of flash memory based on manufacturer */
2068 if (IS_OEM_001(ha
)) {
2069 /* OEM variant with special flash part. */
2070 man_id
= flash_id
= 0;
2075 qla2x00_get_flash_manufacturer(ha
, &man_id
, &flash_id
);
2077 case 0x20: /* ST flash. */
2078 if (flash_id
== 0xd2 || flash_id
== 0xe3) {
2080 * ST m29w008at part - 64kb sector size with
2081 * 32kb,8kb,8kb,16kb sectors at memory address
2089 * ST m29w010b part - 16kb sector size
2090 * Default to 16kb sectors
2095 case 0x40: /* Mostel flash. */
2096 /* Mostel v29c51001 part - 512 byte sector size. */
2100 case 0xbf: /* SST flash. */
2101 /* SST39sf10 part - 4kb sector size. */
2105 case 0xda: /* Winbond flash. */
2106 /* Winbond W29EE011 part - 256 byte sector size. */
2110 case 0xc2: /* Macronix flash. */
2111 /* 64k sector size. */
2112 if (flash_id
== 0x38 || flash_id
== 0x4f) {
2117 /* Fall through... */
2119 case 0x1f: /* Atmel flash. */
2120 /* 512k sector size. */
2121 if (flash_id
== 0x13) {
2122 rest_addr
= 0x7fffffff;
2123 sec_mask
= 0x80000000;
2126 /* Fall through... */
2128 case 0x01: /* AMD flash. */
2129 if (flash_id
== 0x38 || flash_id
== 0x40 ||
2131 /* Am29LV081 part - 64kb sector size. */
2132 /* Am29LV002BT part - 64kb sector size. */
2136 } else if (flash_id
== 0x3e) {
2138 * Am29LV008b part - 64kb sector size with
2139 * 32kb,8kb,8kb,16kb sector at memory address
2145 } else if (flash_id
== 0x20 || flash_id
== 0x6e) {
2147 * Am29LV010 part or AM29f010 - 16kb sector
2153 } else if (flash_id
== 0x6d) {
2154 /* Am29LV001 part - 8kb sector size. */
2160 /* Default to 16 kb sector size. */
2167 if (IS_QLA2322(ha
) || IS_QLA6322(ha
)) {
2168 if (qla2x00_erase_flash(ha
, man_id
, flash_id
)) {
2169 rval
= QLA_FUNCTION_FAILED
;
2174 for (addr
= offset
, liter
= 0; liter
< length
; liter
++,
2177 /* Are we at the beginning of a sector? */
2178 if ((addr
& rest_addr
) == 0) {
2179 if (IS_QLA2322(ha
) || IS_QLA6322(ha
)) {
2180 if (addr
>= 0x10000UL
) {
2181 if (((addr
>> 12) & 0xf0) &&
2183 flash_id
== 0x3e) ||
2185 flash_id
== 0xd2))) {
2187 if (sec_number
== 1) {
2208 } else if (addr
== ha
->optrom_size
/ 2) {
2209 WRT_REG_WORD(®
->nvram
, NVR_SELECT
);
2210 RD_REG_WORD(®
->nvram
);
2213 if (flash_id
== 0xda && man_id
== 0xc1) {
2214 qla2x00_write_flash_byte(ha
, 0x5555,
2216 qla2x00_write_flash_byte(ha
, 0x2aaa,
2218 qla2x00_write_flash_byte(ha
, 0x5555,
2220 } else if (!IS_QLA2322(ha
) && !IS_QLA6322(ha
)) {
2222 if (qla2x00_erase_flash_sector(ha
,
2223 addr
, sec_mask
, man_id
,
2225 rval
= QLA_FUNCTION_FAILED
;
2228 if (man_id
== 0x01 && flash_id
== 0x6d)
2233 if (man_id
== 0x01 && flash_id
== 0x6d) {
2234 if (sec_number
== 1 &&
2235 addr
== (rest_addr
- 1)) {
2238 } else if (sec_number
== 3 && (addr
& 0x7ffe)) {
2244 if (qla2x00_program_flash_address(ha
, addr
, data
,
2245 man_id
, flash_id
)) {
2246 rval
= QLA_FUNCTION_FAILED
;
2252 qla2x00_flash_disable(ha
);
2255 qla2x00_resume_hba(vha
);
2261 qla24xx_read_optrom_data(struct scsi_qla_host
*vha
, uint8_t *buf
,
2262 uint32_t offset
, uint32_t length
)
2264 struct qla_hw_data
*ha
= vha
->hw
;
2267 scsi_block_requests(vha
->host
);
2268 set_bit(MBX_UPDATE_FLASH_ACTIVE
, &ha
->mbx_cmd_flags
);
2271 qla24xx_read_flash_data(vha
, (uint32_t *)buf
, offset
>> 2, length
>> 2);
2274 clear_bit(MBX_UPDATE_FLASH_ACTIVE
, &ha
->mbx_cmd_flags
);
2275 scsi_unblock_requests(vha
->host
);
2281 qla24xx_write_optrom_data(struct scsi_qla_host
*vha
, uint8_t *buf
,
2282 uint32_t offset
, uint32_t length
)
2285 struct qla_hw_data
*ha
= vha
->hw
;
2288 scsi_block_requests(vha
->host
);
2289 set_bit(MBX_UPDATE_FLASH_ACTIVE
, &ha
->mbx_cmd_flags
);
2291 /* Go with write. */
2292 rval
= qla24xx_write_flash_data(vha
, (uint32_t *)buf
, offset
>> 2,
2295 clear_bit(MBX_UPDATE_FLASH_ACTIVE
, &ha
->mbx_cmd_flags
);
2296 scsi_unblock_requests(vha
->host
);
2302 qla25xx_read_optrom_data(struct scsi_qla_host
*vha
, uint8_t *buf
,
2303 uint32_t offset
, uint32_t length
)
2306 dma_addr_t optrom_dma
;
2309 uint32_t faddr
, left
, burst
;
2310 struct qla_hw_data
*ha
= vha
->hw
;
2312 if (IS_QLA25XX(ha
) || IS_QLA81XX(ha
))
2316 if (length
< OPTROM_BURST_SIZE
)
2320 optrom
= dma_alloc_coherent(&ha
->pdev
->dev
, OPTROM_BURST_SIZE
,
2321 &optrom_dma
, GFP_KERNEL
);
2323 qla_printk(KERN_DEBUG
, ha
,
2324 "Unable to allocate memory for optrom burst read "
2325 "(%x KB).\n", OPTROM_BURST_SIZE
/ 1024);
2331 faddr
= offset
>> 2;
2333 burst
= OPTROM_BURST_DWORDS
;
2338 rval
= qla2x00_dump_ram(vha
, optrom_dma
,
2339 flash_data_addr(ha
, faddr
), burst
);
2341 qla_printk(KERN_WARNING
, ha
,
2342 "Unable to burst-read optrom segment "
2343 "(%x/%x/%llx).\n", rval
,
2344 flash_data_addr(ha
, faddr
),
2345 (unsigned long long)optrom_dma
);
2346 qla_printk(KERN_WARNING
, ha
,
2347 "Reverting to slow-read.\n");
2349 dma_free_coherent(&ha
->pdev
->dev
, OPTROM_BURST_SIZE
,
2350 optrom
, optrom_dma
);
2354 memcpy(pbuf
, optrom
, burst
* 4);
2361 dma_free_coherent(&ha
->pdev
->dev
, OPTROM_BURST_SIZE
, optrom
,
2367 return qla24xx_read_optrom_data(vha
, buf
, offset
, length
);
2371 * qla2x00_get_fcode_version() - Determine an FCODE image's version.
2373 * @pcids: Pointer to the FCODE PCI data structure
2375 * The process of retrieving the FCODE version information is at best
2376 * described as interesting.
2378 * Within the first 100h bytes of the image an ASCII string is present
2379 * which contains several pieces of information including the FCODE
2380 * version. Unfortunately it seems the only reliable way to retrieve
2381 * the version is by scanning for another sentinel within the string,
2382 * the FCODE build date:
2384 * ... 2.00.02 10/17/02 ...
2386 * Returns QLA_SUCCESS on successful retrieval of version.
2389 qla2x00_get_fcode_version(struct qla_hw_data
*ha
, uint32_t pcids
)
2391 int ret
= QLA_FUNCTION_FAILED
;
2392 uint32_t istart
, iend
, iter
, vend
;
2393 uint8_t do_next
, rbyte
, *vbyte
;
2395 memset(ha
->fcode_revision
, 0, sizeof(ha
->fcode_revision
));
2397 /* Skip the PCI data structure. */
2399 ((qla2x00_read_flash_byte(ha
, pcids
+ 0x0B) << 8) |
2400 qla2x00_read_flash_byte(ha
, pcids
+ 0x0A));
2401 iend
= istart
+ 0x100;
2403 /* Scan for the sentinel date string...eeewww. */
2406 while ((iter
< iend
) && !do_next
) {
2408 if (qla2x00_read_flash_byte(ha
, iter
) == '/') {
2409 if (qla2x00_read_flash_byte(ha
, iter
+ 2) ==
2412 else if (qla2x00_read_flash_byte(ha
,
2420 /* Backtrack to previous ' ' (space). */
2422 while ((iter
> istart
) && !do_next
) {
2424 if (qla2x00_read_flash_byte(ha
, iter
) == ' ')
2431 * Mark end of version tag, and find previous ' ' (space) or
2432 * string length (recent FCODE images -- major hack ahead!!!).
2436 while ((iter
> istart
) && !do_next
) {
2438 rbyte
= qla2x00_read_flash_byte(ha
, iter
);
2439 if (rbyte
== ' ' || rbyte
== 0xd || rbyte
== 0x10)
2445 /* Mark beginning of version tag, and copy data. */
2447 if ((vend
- iter
) &&
2448 ((vend
- iter
) < sizeof(ha
->fcode_revision
))) {
2449 vbyte
= ha
->fcode_revision
;
2450 while (iter
<= vend
) {
2451 *vbyte
++ = qla2x00_read_flash_byte(ha
, iter
);
2458 if (ret
!= QLA_SUCCESS
)
2459 memset(ha
->fcode_revision
, 0, sizeof(ha
->fcode_revision
));
2463 qla2x00_get_flash_version(scsi_qla_host_t
*vha
, void *mbuf
)
2465 int ret
= QLA_SUCCESS
;
2466 uint8_t code_type
, last_image
;
2467 uint32_t pcihdr
, pcids
;
2470 struct qla_hw_data
*ha
= vha
->hw
;
2472 if (!ha
->pio_address
|| !mbuf
)
2473 return QLA_FUNCTION_FAILED
;
2475 memset(ha
->bios_revision
, 0, sizeof(ha
->bios_revision
));
2476 memset(ha
->efi_revision
, 0, sizeof(ha
->efi_revision
));
2477 memset(ha
->fcode_revision
, 0, sizeof(ha
->fcode_revision
));
2478 memset(ha
->fw_revision
, 0, sizeof(ha
->fw_revision
));
2480 qla2x00_flash_enable(ha
);
2482 /* Begin with first PCI expansion ROM header. */
2486 /* Verify PCI expansion ROM header. */
2487 if (qla2x00_read_flash_byte(ha
, pcihdr
) != 0x55 ||
2488 qla2x00_read_flash_byte(ha
, pcihdr
+ 0x01) != 0xaa) {
2490 DEBUG2(qla_printk(KERN_DEBUG
, ha
, "No matching ROM "
2492 ret
= QLA_FUNCTION_FAILED
;
2496 /* Locate PCI data structure. */
2498 ((qla2x00_read_flash_byte(ha
, pcihdr
+ 0x19) << 8) |
2499 qla2x00_read_flash_byte(ha
, pcihdr
+ 0x18));
2501 /* Validate signature of PCI data structure. */
2502 if (qla2x00_read_flash_byte(ha
, pcids
) != 'P' ||
2503 qla2x00_read_flash_byte(ha
, pcids
+ 0x1) != 'C' ||
2504 qla2x00_read_flash_byte(ha
, pcids
+ 0x2) != 'I' ||
2505 qla2x00_read_flash_byte(ha
, pcids
+ 0x3) != 'R') {
2506 /* Incorrect header. */
2507 DEBUG2(qla_printk(KERN_INFO
, ha
, "PCI data struct not "
2508 "found pcir_adr=%x.\n", pcids
));
2509 ret
= QLA_FUNCTION_FAILED
;
2514 code_type
= qla2x00_read_flash_byte(ha
, pcids
+ 0x14);
2515 switch (code_type
) {
2516 case ROM_CODE_TYPE_BIOS
:
2517 /* Intel x86, PC-AT compatible. */
2518 ha
->bios_revision
[0] =
2519 qla2x00_read_flash_byte(ha
, pcids
+ 0x12);
2520 ha
->bios_revision
[1] =
2521 qla2x00_read_flash_byte(ha
, pcids
+ 0x13);
2522 DEBUG3(qla_printk(KERN_DEBUG
, ha
, "read BIOS %d.%d.\n",
2523 ha
->bios_revision
[1], ha
->bios_revision
[0]));
2525 case ROM_CODE_TYPE_FCODE
:
2526 /* Open Firmware standard for PCI (FCode). */
2528 qla2x00_get_fcode_version(ha
, pcids
);
2530 case ROM_CODE_TYPE_EFI
:
2531 /* Extensible Firmware Interface (EFI). */
2532 ha
->efi_revision
[0] =
2533 qla2x00_read_flash_byte(ha
, pcids
+ 0x12);
2534 ha
->efi_revision
[1] =
2535 qla2x00_read_flash_byte(ha
, pcids
+ 0x13);
2536 DEBUG3(qla_printk(KERN_DEBUG
, ha
, "read EFI %d.%d.\n",
2537 ha
->efi_revision
[1], ha
->efi_revision
[0]));
2540 DEBUG2(qla_printk(KERN_INFO
, ha
, "Unrecognized code "
2541 "type %x at pcids %x.\n", code_type
, pcids
));
2545 last_image
= qla2x00_read_flash_byte(ha
, pcids
+ 0x15) & BIT_7
;
2547 /* Locate next PCI expansion ROM. */
2548 pcihdr
+= ((qla2x00_read_flash_byte(ha
, pcids
+ 0x11) << 8) |
2549 qla2x00_read_flash_byte(ha
, pcids
+ 0x10)) * 512;
2550 } while (!last_image
);
2552 if (IS_QLA2322(ha
)) {
2553 /* Read firmware image information. */
2554 memset(ha
->fw_revision
, 0, sizeof(ha
->fw_revision
));
2556 memset(dbyte
, 0, 8);
2557 dcode
= (uint16_t *)dbyte
;
2559 qla2x00_read_flash_data(ha
, dbyte
, ha
->flt_region_fw
* 4 + 10,
2561 DEBUG3(qla_printk(KERN_DEBUG
, ha
, "dumping fw ver from "
2563 DEBUG3(qla2x00_dump_buffer((uint8_t *)dbyte
, 8));
2565 if ((dcode
[0] == 0xffff && dcode
[1] == 0xffff &&
2566 dcode
[2] == 0xffff && dcode
[3] == 0xffff) ||
2567 (dcode
[0] == 0 && dcode
[1] == 0 && dcode
[2] == 0 &&
2569 DEBUG2(qla_printk(KERN_INFO
, ha
, "Unrecognized fw "
2570 "revision at %x.\n", ha
->flt_region_fw
* 4));
2572 /* values are in big endian */
2573 ha
->fw_revision
[0] = dbyte
[0] << 16 | dbyte
[1];
2574 ha
->fw_revision
[1] = dbyte
[2] << 16 | dbyte
[3];
2575 ha
->fw_revision
[2] = dbyte
[4] << 16 | dbyte
[5];
2579 qla2x00_flash_disable(ha
);
2585 qla24xx_get_flash_version(scsi_qla_host_t
*vha
, void *mbuf
)
2587 int ret
= QLA_SUCCESS
;
2588 uint32_t pcihdr
, pcids
;
2591 uint8_t code_type
, last_image
;
2593 struct qla_hw_data
*ha
= vha
->hw
;
2596 return QLA_FUNCTION_FAILED
;
2598 memset(ha
->bios_revision
, 0, sizeof(ha
->bios_revision
));
2599 memset(ha
->efi_revision
, 0, sizeof(ha
->efi_revision
));
2600 memset(ha
->fcode_revision
, 0, sizeof(ha
->fcode_revision
));
2601 memset(ha
->fw_revision
, 0, sizeof(ha
->fw_revision
));
2605 /* Begin with first PCI expansion ROM header. */
2606 pcihdr
= ha
->flt_region_boot
<< 2;
2609 /* Verify PCI expansion ROM header. */
2610 qla24xx_read_flash_data(vha
, dcode
, pcihdr
>> 2, 0x20);
2611 bcode
= mbuf
+ (pcihdr
% 4);
2612 if (bcode
[0x0] != 0x55 || bcode
[0x1] != 0xaa) {
2614 DEBUG2(qla_printk(KERN_DEBUG
, ha
, "No matching ROM "
2616 ret
= QLA_FUNCTION_FAILED
;
2620 /* Locate PCI data structure. */
2621 pcids
= pcihdr
+ ((bcode
[0x19] << 8) | bcode
[0x18]);
2623 qla24xx_read_flash_data(vha
, dcode
, pcids
>> 2, 0x20);
2624 bcode
= mbuf
+ (pcihdr
% 4);
2626 /* Validate signature of PCI data structure. */
2627 if (bcode
[0x0] != 'P' || bcode
[0x1] != 'C' ||
2628 bcode
[0x2] != 'I' || bcode
[0x3] != 'R') {
2629 /* Incorrect header. */
2630 DEBUG2(qla_printk(KERN_INFO
, ha
, "PCI data struct not "
2631 "found pcir_adr=%x.\n", pcids
));
2632 ret
= QLA_FUNCTION_FAILED
;
2637 code_type
= bcode
[0x14];
2638 switch (code_type
) {
2639 case ROM_CODE_TYPE_BIOS
:
2640 /* Intel x86, PC-AT compatible. */
2641 ha
->bios_revision
[0] = bcode
[0x12];
2642 ha
->bios_revision
[1] = bcode
[0x13];
2643 DEBUG3(qla_printk(KERN_DEBUG
, ha
, "read BIOS %d.%d.\n",
2644 ha
->bios_revision
[1], ha
->bios_revision
[0]));
2646 case ROM_CODE_TYPE_FCODE
:
2647 /* Open Firmware standard for PCI (FCode). */
2648 ha
->fcode_revision
[0] = bcode
[0x12];
2649 ha
->fcode_revision
[1] = bcode
[0x13];
2650 DEBUG3(qla_printk(KERN_DEBUG
, ha
, "read FCODE %d.%d.\n",
2651 ha
->fcode_revision
[1], ha
->fcode_revision
[0]));
2653 case ROM_CODE_TYPE_EFI
:
2654 /* Extensible Firmware Interface (EFI). */
2655 ha
->efi_revision
[0] = bcode
[0x12];
2656 ha
->efi_revision
[1] = bcode
[0x13];
2657 DEBUG3(qla_printk(KERN_DEBUG
, ha
, "read EFI %d.%d.\n",
2658 ha
->efi_revision
[1], ha
->efi_revision
[0]));
2661 DEBUG2(qla_printk(KERN_INFO
, ha
, "Unrecognized code "
2662 "type %x at pcids %x.\n", code_type
, pcids
));
2666 last_image
= bcode
[0x15] & BIT_7
;
2668 /* Locate next PCI expansion ROM. */
2669 pcihdr
+= ((bcode
[0x11] << 8) | bcode
[0x10]) * 512;
2670 } while (!last_image
);
2672 /* Read firmware image information. */
2673 memset(ha
->fw_revision
, 0, sizeof(ha
->fw_revision
));
2676 qla24xx_read_flash_data(vha
, dcode
, ha
->flt_region_fw
+ 4, 4);
2677 for (i
= 0; i
< 4; i
++)
2678 dcode
[i
] = be32_to_cpu(dcode
[i
]);
2680 if ((dcode
[0] == 0xffffffff && dcode
[1] == 0xffffffff &&
2681 dcode
[2] == 0xffffffff && dcode
[3] == 0xffffffff) ||
2682 (dcode
[0] == 0 && dcode
[1] == 0 && dcode
[2] == 0 &&
2684 DEBUG2(qla_printk(KERN_INFO
, ha
, "Unrecognized fw "
2685 "revision at %x.\n", ha
->flt_region_fw
* 4));
2687 ha
->fw_revision
[0] = dcode
[0];
2688 ha
->fw_revision
[1] = dcode
[1];
2689 ha
->fw_revision
[2] = dcode
[2];
2690 ha
->fw_revision
[3] = dcode
[3];
2697 qla2xxx_is_vpd_valid(uint8_t *pos
, uint8_t *end
)
2699 if (pos
>= end
|| *pos
!= 0x82)
2703 if (pos
>= end
|| *pos
!= 0x90)
2707 if (pos
>= end
|| *pos
!= 0x78)
2714 qla2xxx_get_vpd_field(scsi_qla_host_t
*vha
, char *key
, char *str
, size_t size
)
2716 struct qla_hw_data
*ha
= vha
->hw
;
2717 uint8_t *pos
= ha
->vpd
;
2718 uint8_t *end
= pos
+ ha
->vpd_size
;
2721 if (!IS_FWI2_CAPABLE(ha
) || !qla2xxx_is_vpd_valid(pos
, end
))
2724 while (pos
< end
&& *pos
!= 0x78) {
2725 len
= (*pos
== 0x82) ? pos
[1] : pos
[2];
2727 if (!strncmp(pos
, key
, strlen(key
)))
2730 if (*pos
!= 0x90 && *pos
!= 0x91)
2736 if (pos
< end
- len
&& *pos
!= 0x78)
2737 return snprintf(str
, size
, "%.*s", len
, pos
+ 3);
2743 qla24xx_read_fcp_prio_cfg(scsi_qla_host_t
*vha
)
2746 uint32_t fcp_prio_addr
;
2747 struct qla_hw_data
*ha
= vha
->hw
;
2749 if (!ha
->fcp_prio_cfg
) {
2750 ha
->fcp_prio_cfg
= vmalloc(FCP_PRIO_CFG_SIZE
);
2751 if (!ha
->fcp_prio_cfg
) {
2752 qla_printk(KERN_WARNING
, ha
,
2753 "Unable to allocate memory for fcp priority data "
2754 "(%x).\n", FCP_PRIO_CFG_SIZE
);
2755 return QLA_FUNCTION_FAILED
;
2758 memset(ha
->fcp_prio_cfg
, 0, FCP_PRIO_CFG_SIZE
);
2760 fcp_prio_addr
= ha
->flt_region_fcp_prio
;
2762 /* first read the fcp priority data header from flash */
2763 ha
->isp_ops
->read_optrom(vha
, (uint8_t *)ha
->fcp_prio_cfg
,
2764 fcp_prio_addr
<< 2, FCP_PRIO_CFG_HDR_SIZE
);
2766 if (!qla24xx_fcp_prio_cfg_valid(ha
->fcp_prio_cfg
, 0))
2769 /* read remaining FCP CMD config data from flash */
2770 fcp_prio_addr
+= (FCP_PRIO_CFG_HDR_SIZE
>> 2);
2771 len
= ha
->fcp_prio_cfg
->num_entries
* FCP_PRIO_CFG_ENTRY_SIZE
;
2772 max_len
= FCP_PRIO_CFG_SIZE
- FCP_PRIO_CFG_HDR_SIZE
;
2774 ha
->isp_ops
->read_optrom(vha
, (uint8_t *)&ha
->fcp_prio_cfg
->entry
[0],
2775 fcp_prio_addr
<< 2, (len
< max_len
? len
: max_len
));
2777 /* revalidate the entire FCP priority config data, including entries */
2778 if (!qla24xx_fcp_prio_cfg_valid(ha
->fcp_prio_cfg
, 1))
2781 ha
->flags
.fcp_prio_enabled
= 1;
2784 vfree(ha
->fcp_prio_cfg
);
2785 ha
->fcp_prio_cfg
= NULL
;
2786 return QLA_FUNCTION_FAILED
;