MOXA linux-2.6.x / linux-2.6.9-uc0 from sdlinux-moxaart.tgz
[linux-2.6.9-moxart.git] / drivers / ieee1394 / ieee1394.h
blob9834efc4edd45b851548950394ecd9758d27b890
1 /*
2 * Generic IEEE 1394 definitions
3 */
5 #ifndef _IEEE1394_IEEE1394_H
6 #define _IEEE1394_IEEE1394_H
8 #define TCODE_WRITEQ 0x0
9 #define TCODE_WRITEB 0x1
10 #define TCODE_WRITE_RESPONSE 0x2
11 #define TCODE_READQ 0x4
12 #define TCODE_READB 0x5
13 #define TCODE_READQ_RESPONSE 0x6
14 #define TCODE_READB_RESPONSE 0x7
15 #define TCODE_CYCLE_START 0x8
16 #define TCODE_LOCK_REQUEST 0x9
17 #define TCODE_ISO_DATA 0xa
18 #define TCODE_STREAM_DATA 0xa
19 #define TCODE_LOCK_RESPONSE 0xb
21 #define RCODE_COMPLETE 0x0
22 #define RCODE_CONFLICT_ERROR 0x4
23 #define RCODE_DATA_ERROR 0x5
24 #define RCODE_TYPE_ERROR 0x6
25 #define RCODE_ADDRESS_ERROR 0x7
27 #define EXTCODE_MASK_SWAP 0x1
28 #define EXTCODE_COMPARE_SWAP 0x2
29 #define EXTCODE_FETCH_ADD 0x3
30 #define EXTCODE_LITTLE_ADD 0x4
31 #define EXTCODE_BOUNDED_ADD 0x5
32 #define EXTCODE_WRAP_ADD 0x6
34 #define ACK_COMPLETE 0x1
35 #define ACK_PENDING 0x2
36 #define ACK_BUSY_X 0x4
37 #define ACK_BUSY_A 0x5
38 #define ACK_BUSY_B 0x6
39 #define ACK_TARDY 0xb
40 #define ACK_CONFLICT_ERROR 0xc
41 #define ACK_DATA_ERROR 0xd
42 #define ACK_TYPE_ERROR 0xe
43 #define ACK_ADDRESS_ERROR 0xf
45 /* Non-standard "ACK codes" for internal use */
46 #define ACKX_NONE (-1)
47 #define ACKX_SEND_ERROR (-2)
48 #define ACKX_ABORTED (-3)
49 #define ACKX_TIMEOUT (-4)
52 #define IEEE1394_SPEED_100 0x00
53 #define IEEE1394_SPEED_200 0x01
54 #define IEEE1394_SPEED_400 0x02
55 #define IEEE1394_SPEED_800 0x03
56 #define IEEE1394_SPEED_1600 0x04
57 #define IEEE1394_SPEED_3200 0x05
58 /* The current highest tested speed supported by the subsystem */
59 #define IEEE1394_SPEED_MAX IEEE1394_SPEED_800
61 /* Maps speed values above to a string representation */
62 extern const char *hpsb_speedto_str[];
65 #define SELFID_PWRCL_NO_POWER 0x0
66 #define SELFID_PWRCL_PROVIDE_15W 0x1
67 #define SELFID_PWRCL_PROVIDE_30W 0x2
68 #define SELFID_PWRCL_PROVIDE_45W 0x3
69 #define SELFID_PWRCL_USE_1W 0x4
70 #define SELFID_PWRCL_USE_3W 0x5
71 #define SELFID_PWRCL_USE_6W 0x6
72 #define SELFID_PWRCL_USE_10W 0x7
74 #define SELFID_PORT_CHILD 0x3
75 #define SELFID_PORT_PARENT 0x2
76 #define SELFID_PORT_NCONN 0x1
77 #define SELFID_PORT_NONE 0x0
80 #include <asm/byteorder.h>
82 #ifdef __BIG_ENDIAN_BITFIELD
84 struct selfid {
85 u32 packet_identifier:2; /* always binary 10 */
86 u32 phy_id:6;
87 /* byte */
88 u32 extended:1; /* if true is struct ext_selfid */
89 u32 link_active:1;
90 u32 gap_count:6;
91 /* byte */
92 u32 speed:2;
93 u32 phy_delay:2;
94 u32 contender:1;
95 u32 power_class:3;
96 /* byte */
97 u32 port0:2;
98 u32 port1:2;
99 u32 port2:2;
100 u32 initiated_reset:1;
101 u32 more_packets:1;
102 } __attribute__((packed));
104 struct ext_selfid {
105 u32 packet_identifier:2; /* always binary 10 */
106 u32 phy_id:6;
107 /* byte */
108 u32 extended:1; /* if false is struct selfid */
109 u32 seq_nr:3;
110 u32 reserved:2;
111 u32 porta:2;
112 /* byte */
113 u32 portb:2;
114 u32 portc:2;
115 u32 portd:2;
116 u32 porte:2;
117 /* byte */
118 u32 portf:2;
119 u32 portg:2;
120 u32 porth:2;
121 u32 reserved2:1;
122 u32 more_packets:1;
123 } __attribute__((packed));
125 #elif defined __LITTLE_ENDIAN_BITFIELD /* __BIG_ENDIAN_BITFIELD */
128 * Note: these mean to be bit fields of a big endian SelfID as seen on a little
129 * endian machine. Without swapping.
132 struct selfid {
133 u32 phy_id:6;
134 u32 packet_identifier:2; /* always binary 10 */
135 /* byte */
136 u32 gap_count:6;
137 u32 link_active:1;
138 u32 extended:1; /* if true is struct ext_selfid */
139 /* byte */
140 u32 power_class:3;
141 u32 contender:1;
142 u32 phy_delay:2;
143 u32 speed:2;
144 /* byte */
145 u32 more_packets:1;
146 u32 initiated_reset:1;
147 u32 port2:2;
148 u32 port1:2;
149 u32 port0:2;
150 } __attribute__((packed));
152 struct ext_selfid {
153 u32 phy_id:6;
154 u32 packet_identifier:2; /* always binary 10 */
155 /* byte */
156 u32 porta:2;
157 u32 reserved:2;
158 u32 seq_nr:3;
159 u32 extended:1; /* if false is struct selfid */
160 /* byte */
161 u32 porte:2;
162 u32 portd:2;
163 u32 portc:2;
164 u32 portb:2;
165 /* byte */
166 u32 more_packets:1;
167 u32 reserved2:1;
168 u32 porth:2;
169 u32 portg:2;
170 u32 portf:2;
171 } __attribute__((packed));
173 #else
174 #error What? PDP endian?
175 #endif /* __BIG_ENDIAN_BITFIELD */
178 #endif /* _IEEE1394_IEEE1394_H */