include/asm-ppc/io.h

   1 #ifdef __KERNEL__
   2 #ifndef _PPC_IO_H
   3 #define _PPC_IO_H
   4
   5 #include <linux/string.h>
   6 #include <linux/types.h>
   7
   8 #include <asm/page.h>
   9 #include <asm/byteorder.h>
  10 #include <asm/synch.h>
  11 #include <asm/mmu.h>
  12
  13 #define SIO_CONFIG_RA   0x398
  14 #define SIO_CONFIG_RD   0x399
  15
  16 #define SLOW_DOWN_IO
  17
  18 #define PMAC_ISA_MEM_BASE       0
  19 #define PMAC_PCI_DRAM_OFFSET    0
  20 #define CHRP_ISA_IO_BASE        0xf8000000
  21 #define CHRP_ISA_MEM_BASE       0xf7000000
  22 #define CHRP_PCI_DRAM_OFFSET    0
  23 #define PREP_ISA_IO_BASE        0x80000000
  24 #define PREP_ISA_MEM_BASE       0xc0000000
  25 #define PREP_PCI_DRAM_OFFSET    0x80000000
  26
  27 #if defined(CONFIG_4xx)
  28 #include <asm/ibm4xx.h>
  29 #elif defined(CONFIG_PPC_MPC52xx)
  30 #include <asm/mpc52xx.h>
  31 #elif defined(CONFIG_8xx)
  32 #include <asm/mpc8xx.h>
  33 #elif defined(CONFIG_8260)
  34 #include <asm/mpc8260.h>
  35 #elif defined(CONFIG_83xx)
  36 #include <asm/mpc83xx.h>
  37 #elif defined(CONFIG_85xx)
  38 #include <asm/mpc85xx.h>
  39 #elif defined(CONFIG_APUS)
  40 #define _IO_BASE        0
  41 #define _ISA_MEM_BASE   0
  42 #define PCI_DRAM_OFFSET 0
  43 #else /* Everyone else */
  44 #define _IO_BASE        isa_io_base
  45 #define _ISA_MEM_BASE   isa_mem_base
  46 #define PCI_DRAM_OFFSET pci_dram_offset
  47 #endif /* Platform-dependent I/O */
  48
  49 #define ___IO_BASE ((void __iomem *)_IO_BASE)
  50 extern unsigned long isa_io_base;
  51 extern unsigned long isa_mem_base;
  52 extern unsigned long pci_dram_offset;
  53
  54 /*
  55  * 8, 16 and 32 bit, big and little endian I/O operations, with barrier.
  56  *
  57  * Read operations have additional twi & isync to make sure the read
  58  * is actually performed (i.e. the data has come back) before we start
  59  * executing any following instructions.
  60  */
  61 extern inline int in_8(const volatile unsigned char __iomem *addr)
  62 {
  63         int ret;
  64
  65         __asm__ __volatile__(
  66                 "sync; lbz%U1%X1 %0,%1;\n"
  67                 "twi 0,%0,0;\n"
  68                 "isync" : "=r" (ret) : "m" (*addr));
  69         return ret;
  70 }
  71
  72 extern inline void out_8(volatile unsigned char __iomem *addr, int val)
  73 {
  74         __asm__ __volatile__("stb%U0%X0 %1,%0; eieio" : "=m" (*addr) : "r" (val));
  75 }
  76
  77 extern inline int in_le16(const volatile unsigned short __iomem *addr)
  78 {
  79         int ret;
  80
  81         __asm__ __volatile__("sync; lhbrx %0,0,%1;\n"
  82                              "twi 0,%0,0;\n"
  83                              "isync" : "=r" (ret) :
  84                               "r" (addr), "m" (*addr));
  85         return ret;
  86 }
  87
  88 extern inline int in_be16(const volatile unsigned short __iomem *addr)
  89 {
  90         int ret;
  91
  92         __asm__ __volatile__("sync; lhz%U1%X1 %0,%1;\n"
  93                              "twi 0,%0,0;\n"
  94                              "isync" : "=r" (ret) : "m" (*addr));
  95         return ret;
  96 }
  97
  98 extern inline void out_le16(volatile unsigned short __iomem *addr, int val)
  99 {
 100         __asm__ __volatile__("sync; sthbrx %1,0,%2" : "=m" (*addr) :
 101                               "r" (val), "r" (addr));
 102 }
 103
 104 extern inline void out_be16(volatile unsigned short __iomem *addr, int val)
 105 {
 106         __asm__ __volatile__("sync; sth%U0%X0 %1,%0" : "=m" (*addr) : "r" (val));
 107 }
 108
 109 extern inline unsigned in_le32(const volatile unsigned __iomem *addr)
 110 {
 111         unsigned ret;
 112
 113         __asm__ __volatile__("sync; lwbrx %0,0,%1;\n"
 114                              "twi 0,%0,0;\n"
 115                              "isync" : "=r" (ret) :
 116                              "r" (addr), "m" (*addr));
 117         return ret;
 118 }
 119
 120 extern inline unsigned in_be32(const volatile unsigned __iomem *addr)
 121 {
 122         unsigned ret;
 123
 124         __asm__ __volatile__("sync; lwz%U1%X1 %0,%1;\n"
 125                              "twi 0,%0,0;\n"
 126                              "isync" : "=r" (ret) : "m" (*addr));
 127         return ret;
 128 }
 129
 130 extern inline void out_le32(volatile unsigned __iomem *addr, int val)
 131 {
 132         __asm__ __volatile__("sync; stwbrx %1,0,%2" : "=m" (*addr) :
 133                              "r" (val), "r" (addr));
 134 }
 135
 136 extern inline void out_be32(volatile unsigned __iomem *addr, int val)
 137 {
 138         __asm__ __volatile__("sync; stw%U0%X0 %1,%0" : "=m" (*addr) : "r" (val));
 139 }
 140 #if defined (CONFIG_8260_PCI9)
 141 #define readb(addr) in_8((volatile u8 *)(addr))
 142 #define writeb(b,addr) out_8((volatile u8 *)(addr), (b))
 143 #else
 144 static inline __u8 readb(const volatile void __iomem *addr)
 145 {
 146         return in_8(addr);
 147 }
 148 static inline void writeb(__u8 b, volatile void __iomem *addr)
 149 {
 150         out_8(addr, b);
 151 }
 152 #endif
 153
 154 #if defined(CONFIG_APUS)
 155 static inline __u16 readw(const volatile void __iomem *addr)
 156 {
 157         return *(__force volatile __u16 *)(addr);
 158 }
 159 static inline __u32 readl(const volatile void __iomem *addr)
 160 {
 161         return *(__force volatile __u32 *)(addr);
 162 }
 163 static inline void writew(__u16 b, volatile void __iomem *addr)
 164 {
 165         *(__force volatile __u16 *)(addr) = b;
 166 }
 167 static inline void writel(__u32 b, volatile void __iomem *addr)
 168 {
 169         *(__force volatile __u32 *)(addr) = b;
 170 }
 171 #elif defined (CONFIG_8260_PCI9)
 172 /* Use macros if PCI9 workaround enabled */
 173 #define readw(addr) in_le16((volatile u16 *)(addr))
 174 #define readl(addr) in_le32((volatile u32 *)(addr))
 175 #define writew(b,addr) out_le16((volatile u16 *)(addr),(b))
 176 #define writel(b,addr) out_le32((volatile u32 *)(addr),(b))
 177 #else
 178 static inline __u16 readw(const volatile void __iomem *addr)
 179 {
 180         return in_le16(addr);
 181 }
 182 static inline __u32 readl(const volatile void __iomem *addr)
 183 {
 184         return in_le32(addr);
 185 }
 186 static inline void writew(__u16 b, volatile void __iomem *addr)
 187 {
 188         out_le16(addr, b);
 189 }
 190 static inline void writel(__u32 b, volatile void __iomem *addr)
 191 {
 192         out_le32(addr, b);
 193 }
 194 #endif /* CONFIG_APUS */
 195
 196 #define readb_relaxed(addr) readb(addr)
 197 #define readw_relaxed(addr) readw(addr)
 198 #define readl_relaxed(addr) readl(addr)
 199
 200 static inline __u8 __raw_readb(const volatile void __iomem *addr)
 201 {
 202         return *(__force volatile __u8 *)(addr);
 203 }
 204 static inline __u16 __raw_readw(const volatile void __iomem *addr)
 205 {
 206         return *(__force volatile __u16 *)(addr);
 207 }
 208 static inline __u32 __raw_readl(const volatile void __iomem *addr)
 209 {
 210         return *(__force volatile __u32 *)(addr);
 211 }
 212 static inline void __raw_writeb(__u8 b, volatile void __iomem *addr)
 213 {
 214         *(__force volatile __u8 *)(addr) = b;
 215 }
 216 static inline void __raw_writew(__u16 b, volatile void __iomem *addr)
 217 {
 218         *(__force volatile __u16 *)(addr) = b;
 219 }
 220 static inline void __raw_writel(__u32 b, volatile void __iomem *addr)
 221 {
 222         *(__force volatile __u32 *)(addr) = b;
 223 }
 224
 225 #define mmiowb()
 226
 227 /*
 228  * The insw/outsw/insl/outsl macros don't do byte-swapping.
 229  * They are only used in practice for transferring buffers which
 230  * are arrays of bytes, and byte-swapping is not appropriate in
 231  * that case.  - paulus
 232  */
 233 #define insb(port, buf, ns)     _insb((port)+___IO_BASE, (buf), (ns))
 234 #define outsb(port, buf, ns)    _outsb((port)+___IO_BASE, (buf), (ns))
 235 #define insw(port, buf, ns)     _insw_ns((port)+___IO_BASE, (buf), (ns))
 236 #define outsw(port, buf, ns)    _outsw_ns((port)+___IO_BASE, (buf), (ns))
 237 #define insl(port, buf, nl)     _insl_ns((port)+___IO_BASE, (buf), (nl))
 238 #define outsl(port, buf, nl)    _outsl_ns((port)+___IO_BASE, (buf), (nl))
 239
 240 /*
 241  * On powermacs and 8xx we will get a machine check exception
 242  * if we try to read data from a non-existent I/O port. Because
 243  * the machine check is an asynchronous exception, it isn't
 244  * well-defined which instruction SRR0 will point to when the
 245  * exception occurs.
 246  * With the sequence below (twi; isync; nop), we have found that
 247  * the machine check occurs on one of the three instructions on
 248  * all PPC implementations tested so far.  The twi and isync are
 249  * needed on the 601 (in fact twi; sync works too), the isync and
 250  * nop are needed on 604[e|r], and any of twi, sync or isync will
 251  * work on 603[e], 750, 74xx.
 252  * The twi creates an explicit data dependency on the returned
 253  * value which seems to be needed to make the 601 wait for the
 254  * load to finish.
 255  */
 256
 257 #define __do_in_asm(name, op)                           \
 258 extern __inline__ unsigned int name(unsigned int port)  \
 259 {                                                       \
 260         unsigned int x;                                 \
 261         __asm__ __volatile__(                           \
 262                 "sync\n"                                \
 263                 "0:"    op "    %0,0,%1\n"              \
 264                 "1:     twi     0,%0,0\n"               \
 265                 "2:     isync\n"                        \
 266                 "3:     nop\n"                          \
 267                 "4:\n"                                  \
 268                 ".section .fixup,\"ax\"\n"              \
 269                 "5:     li      %0,-1\n"                \
 270                 "       b       4b\n"                   \
 271                 ".previous\n"                           \
 272                 ".section __ex_table,\"a\"\n"           \
 273                 "       .align  2\n"                    \
 274                 "       .long   0b,5b\n"                \
 275                 "       .long   1b,5b\n"                \
 276                 "       .long   2b,5b\n"                \
 277                 "       .long   3b,5b\n"                \
 278                 ".previous"                             \
 279                 : "=&r" (x)                             \
 280                 : "r" (port + ___IO_BASE));             \
 281         return x;                                       \
 282 }
 283
 284 #define __do_out_asm(name, op)                          \
 285 extern __inline__ void name(unsigned int val, unsigned int port) \
 286 {                                                       \
 287         __asm__ __volatile__(                           \
 288                 "sync\n"                                \
 289                 "0:" op " %0,0,%1\n"                    \
 290                 "1:     sync\n"                         \
 291                 "2:\n"                                  \
 292                 ".section __ex_table,\"a\"\n"           \
 293                 "       .align  2\n"                    \
 294                 "       .long   0b,2b\n"                \
 295                 "       .long   1b,2b\n"                \
 296                 ".previous"                             \
 297                 : : "r" (val), "r" (port + ___IO_BASE));        \
 298 }
 299
 300 __do_out_asm(outb, "stbx")
 301 #ifdef CONFIG_APUS
 302 __do_in_asm(inb, "lbzx")
 303 __do_in_asm(inw, "lhz%U1%X1")
 304 __do_in_asm(inl, "lwz%U1%X1")
 305 __do_out_asm(outl,"stw%U0%X0")
 306 __do_out_asm(outw, "sth%U0%X0")
 307 #elif defined (CONFIG_8260_PCI9)
 308 /* in asm cannot be defined if PCI9 workaround is used */
 309 #define inb(port)               in_8((port)+___IO_BASE)
 310 #define inw(port)               in_le16((port)+___IO_BASE)
 311 #define inl(port)               in_le32((port)+___IO_BASE)
 312 __do_out_asm(outw, "sthbrx")
 313 __do_out_asm(outl, "stwbrx")
 314 #else
 315 __do_in_asm(inb, "lbzx")
 316 __do_in_asm(inw, "lhbrx")
 317 __do_in_asm(inl, "lwbrx")
 318 __do_out_asm(outw, "sthbrx")
 319 __do_out_asm(outl, "stwbrx")
 320
 321 #endif
 322
 323 #define inb_p(port)             inb((port))
 324 #define outb_p(val, port)       outb((val), (port))
 325 #define inw_p(port)             inw((port))
 326 #define outw_p(val, port)       outw((val), (port))
 327 #define inl_p(port)             inl((port))
 328 #define outl_p(val, port)       outl((val), (port))
 329
 330 extern void _insb(volatile u8 __iomem *port, void *buf, long count);
 331 extern void _outsb(volatile u8 __iomem *port, const void *buf, long count);
 332 extern void _insw_ns(volatile u16 __iomem *port, void *buf, long count);
 333 extern void _outsw_ns(volatile u16 __iomem *port, const void *buf, long count);
 334 extern void _insl_ns(volatile u32 __iomem *port, void *buf, long count);
 335 extern void _outsl_ns(volatile u32 __iomem *port, const void *buf, long count);
 336
 337
 338 #define IO_SPACE_LIMIT ~0
 339
 340 #if defined (CONFIG_8260_PCI9)
 341 #define memset_io(a,b,c)       memset((void *)(a),(b),(c))
 342 #define memcpy_fromio(a,b,c)   memcpy((a),(void *)(b),(c))
 343 #define memcpy_toio(a,b,c)     memcpy((void *)(a),(b),(c))
 344 #else
 345 static inline void memset_io(volatile void __iomem *addr, unsigned char val, int count)
 346 {
 347         memset((void __force *)addr, val, count);
 348 }
 349 static inline void memcpy_fromio(void *dst,const volatile void __iomem *src, int count)
 350 {
 351         memcpy(dst, (void __force *) src, count);
 352 }
 353 static inline void memcpy_toio(volatile void __iomem *dst, const void *src, int count)
 354 {
 355         memcpy((void __force *) dst, src, count);
 356 }
 357 #endif
 358
 359 #define eth_io_copy_and_sum(a,b,c,d)            eth_copy_and_sum((a),(void __force *)(void __iomem *)(b),(c),(d))
 360
 361 /*
 362  * Map in an area of physical address space, for accessing
 363  * I/O devices etc.
 364  */
 365 extern void __iomem *__ioremap(phys_addr_t address, unsigned long size,
 366                        unsigned long flags);
 367 extern void __iomem *ioremap(phys_addr_t address, unsigned long size);
 368 #ifdef CONFIG_44x
 369 extern void __iomem *ioremap64(unsigned long long address, unsigned long size);
 370 #endif
 371 #define ioremap_nocache(addr, size)     ioremap((addr), (size))
 372 extern void iounmap(volatile void __iomem *addr);
 373 extern unsigned long iopa(unsigned long addr);
 374 extern unsigned long mm_ptov(unsigned long addr) __attribute_const__;
 375 extern void io_block_mapping(unsigned long virt, phys_addr_t phys,
 376                              unsigned int size, int flags);
 377
 378 /*
 379  * The PCI bus is inherently Little-Endian.  The PowerPC is being
 380  * run Big-Endian.  Thus all values which cross the [PCI] barrier
 381  * must be endian-adjusted.  Also, the local DRAM has a different
 382  * address from the PCI point of view, thus buffer addresses also
 383  * have to be modified [mapped] appropriately.
 384  */
 385 extern inline unsigned long virt_to_bus(volatile void * address)
 386 {
 387 #ifndef CONFIG_APUS
 388         if (address == (void *)0)
 389                 return 0;
 390         return (unsigned long)address - KERNELBASE + PCI_DRAM_OFFSET;
 391 #else
 392         return iopa ((unsigned long) address);
 393 #endif
 394 }
 395
 396 extern inline void * bus_to_virt(unsigned long address)
 397 {
 398 #ifndef CONFIG_APUS
 399         if (address == 0)
 400                 return NULL;
 401         return (void *)(address - PCI_DRAM_OFFSET + KERNELBASE);
 402 #else
 403         return (void*) mm_ptov (address);
 404 #endif
 405 }
 406
 407 /*
 408  * Change virtual addresses to physical addresses and vv, for
 409  * addresses in the area where the kernel has the RAM mapped.
 410  */
 411 extern inline unsigned long virt_to_phys(volatile void * address)
 412 {
 413 #ifndef CONFIG_APUS
 414         return (unsigned long) address - KERNELBASE;
 415 #else
 416         return iopa ((unsigned long) address);
 417 #endif
 418 }
 419
 420 extern inline void * phys_to_virt(unsigned long address)
 421 {
 422 #ifndef CONFIG_APUS
 423         return (void *) (address + KERNELBASE);
 424 #else
 425         return (void*) mm_ptov (address);
 426 #endif
 427 }
 428
 429 /*
 430  * Change "struct page" to physical address.
 431  */
 432 #define page_to_phys(page)      (page_to_pfn(page) << PAGE_SHIFT)
 433 #define page_to_bus(page)       (page_to_phys(page) + PCI_DRAM_OFFSET)
 434
 435 /* Enforce in-order execution of data I/O.
 436  * No distinction between read/write on PPC; use eieio for all three.
 437  */
 438 #define iobarrier_rw() eieio()
 439 #define iobarrier_r()  eieio()
 440 #define iobarrier_w()  eieio()
 441
 442 static inline int check_signature(volatile void __iomem * io_addr,
 443         const unsigned char *signature, int length)
 444 {
 445         int retval = 0;
 446         do {
 447                 if (readb(io_addr) != *signature)
 448                         goto out;
 449                 io_addr++;
 450                 signature++;
 451                 length--;
 452         } while (length);
 453         retval = 1;
 454 out:
 455         return retval;
 456 }
 457
 458 /*
 459  * Here comes the ppc implementation of the IOMAP
 460  * interfaces.
 461  */
 462 static inline unsigned int ioread8(void __iomem *addr)
 463 {
 464         return readb(addr);
 465 }
 466
 467 static inline unsigned int ioread16(void __iomem *addr)
 468 {
 469         return readw(addr);
 470 }
 471
 472 static inline unsigned int ioread32(void __iomem *addr)
 473 {
 474         return readl(addr);
 475 }
 476
 477 static inline void iowrite8(u8 val, void __iomem *addr)
 478 {
 479         writeb(val, addr);
 480 }
 481
 482 static inline void iowrite16(u16 val, void __iomem *addr)
 483 {
 484         writew(val, addr);
 485 }
 486
 487 static inline void iowrite32(u32 val, void __iomem *addr)
 488 {
 489         writel(val, addr);
 490 }
 491
 492 static inline void ioread8_rep(void __iomem *addr, void *dst, unsigned long count)
 493 {
 494         _insb(addr, dst, count);
 495 }
 496
 497 static inline void ioread16_rep(void __iomem *addr, void *dst, unsigned long count)
 498 {
 499         _insw_ns(addr, dst, count);
 500 }
 501
 502 static inline void ioread32_rep(void __iomem *addr, void *dst, unsigned long count)
 503 {
 504         _insl_ns(addr, dst, count);
 505 }
 506
 507 static inline void iowrite8_rep(void __iomem *addr, const void *src, unsigned long count)
 508 {
 509         _outsb(addr, src, count);
 510 }
 511
 512 static inline void iowrite16_rep(void __iomem *addr, const void *src, unsigned long count)
 513 {
 514         _outsw_ns(addr, src, count);
 515 }
 516
 517 static inline void iowrite32_rep(void __iomem *addr, const void *src, unsigned long count)
 518 {
 519         _outsl_ns(addr, src, count);
 520 }
 521
 522 /* Create a virtual mapping cookie for an IO port range */
 523 extern void __iomem *ioport_map(unsigned long port, unsigned int nr);
 524 extern void ioport_unmap(void __iomem *);
 525
 526 /* Create a virtual mapping cookie for a PCI BAR (memory or IO) */
 527 struct pci_dev;
 528 extern void __iomem *pci_iomap(struct pci_dev *dev, int bar, unsigned long max);
 529 extern void pci_iounmap(struct pci_dev *dev, void __iomem *);
 530
 531 #endif /* _PPC_IO_H */
 532
 533 #ifdef CONFIG_8260_PCI9
 534 #include <asm/mpc8260_pci9.h>
 535 #endif
 536
 537 #ifdef CONFIG_NOT_COHERENT_CACHE
 538
 539 #define dma_cache_inv(_start,_size) \
 540         invalidate_dcache_range(_start, (_start + _size))
 541 #define dma_cache_wback(_start,_size) \
 542         clean_dcache_range(_start, (_start + _size))
 543 #define dma_cache_wback_inv(_start,_size) \
 544         flush_dcache_range(_start, (_start + _size))
 545
 546 #else
 547
 548 #define dma_cache_inv(_start,_size)             do { } while (0)
 549 #define dma_cache_wback(_start,_size)           do { } while (0)
 550 #define dma_cache_wback_inv(_start,_size)       do { } while (0)
 551
 552 #endif
 553
 554 /*
 555  * Convert a physical pointer to a virtual kernel pointer for /dev/mem
 556  * access
 557  */
 558 #define xlate_dev_mem_ptr(p)    __va(p)
 559
 560 /*
 561  * Convert a virtual cached pointer to an uncached pointer
 562  */
 563 #define xlate_dev_kmem_ptr(p)   p
 564
 565 /* access ports */
 566 #define setbits32(_addr, _v) out_be32((_addr), in_be32(_addr) |  (_v))
 567 #define clrbits32(_addr, _v) out_be32((_addr), in_be32(_addr) & ~(_v))
 568
 569 #define setbits16(_addr, _v) out_be16((_addr), in_be16(_addr) |  (_v))
 570 #define clrbits16(_addr, _v) out_be16((_addr), in_be16(_addr) & ~(_v))
 571
 572 #endif /* __KERNEL__ */