1 /* i915_dma.c -- DMA support for the I915 -*- linux-c -*-
4 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
7 * Permission is hereby granted, free of charge, to any person obtaining a
8 * copy of this software and associated documentation files (the
9 * "Software"), to deal in the Software without restriction, including
10 * without limitation the rights to use, copy, modify, merge, publish,
11 * distribute, sub license, and/or sell copies of the Software, and to
12 * permit persons to whom the Software is furnished to do so, subject to
13 * the following conditions:
15 * The above copyright notice and this permission notice (including the
16 * next paragraph) shall be included in all copies or substantial portions
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
20 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
21 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
22 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
23 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
24 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
25 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
34 /* Really want an OS-independent resettable timer. Would like to have
35 * this loop run for (eg) 3 sec, but have the timer reset every time
36 * the head pointer changes, so that EBUSY only happens if the ring
37 * actually stalls for (eg) 3 seconds.
39 int i915_wait_ring(drm_device_t
* dev
, int n
, const char *caller
)
41 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
42 drm_i915_ring_buffer_t
*ring
= &(dev_priv
->ring
);
43 u32 last_head
= I915_READ(LP_RING
+ RING_HEAD
) & HEAD_ADDR
;
46 for (i
= 0; i
< 10000; i
++) {
47 ring
->head
= I915_READ(LP_RING
+ RING_HEAD
) & HEAD_ADDR
;
48 ring
->space
= ring
->head
- (ring
->tail
+ 8);
50 ring
->space
+= ring
->Size
;
54 dev_priv
->sarea_priv
->perf_boxes
|= I915_BOX_WAIT
;
56 if (ring
->head
!= last_head
)
59 last_head
= ring
->head
;
62 return DRM_ERR(EBUSY
);
65 void i915_kernel_lost_context(drm_device_t
* dev
)
67 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
68 drm_i915_ring_buffer_t
*ring
= &(dev_priv
->ring
);
70 ring
->head
= I915_READ(LP_RING
+ RING_HEAD
) & HEAD_ADDR
;
71 ring
->tail
= I915_READ(LP_RING
+ RING_TAIL
) & TAIL_ADDR
;
72 ring
->space
= ring
->head
- (ring
->tail
+ 8);
74 ring
->space
+= ring
->Size
;
76 if (ring
->head
== ring
->tail
)
77 dev_priv
->sarea_priv
->perf_boxes
|= I915_BOX_RING_EMPTY
;
80 static int i915_dma_cleanup(drm_device_t
* dev
)
82 /* Make sure interrupts are disabled here because the uninstall ioctl
83 * may not have been called from userspace and after dev_private
84 * is freed, it's too late.
87 drm_irq_uninstall(dev
);
89 if (dev
->dev_private
) {
90 drm_i915_private_t
*dev_priv
=
91 (drm_i915_private_t
*) dev
->dev_private
;
93 if (dev_priv
->ring
.virtual_start
) {
94 drm_core_ioremapfree(&dev_priv
->ring
.map
, dev
);
97 if (dev_priv
->status_page_dmah
) {
98 drm_pci_free(dev
, dev_priv
->status_page_dmah
);
99 /* Need to rewrite hardware status page */
100 I915_WRITE(0x02080, 0x1ffff000);
103 drm_free(dev
->dev_private
, sizeof(drm_i915_private_t
),
106 dev
->dev_private
= NULL
;
112 static int i915_initialize(drm_device_t
* dev
,
113 drm_i915_private_t
* dev_priv
,
114 drm_i915_init_t
* init
)
116 memset(dev_priv
, 0, sizeof(drm_i915_private_t
));
119 if (!dev_priv
->sarea
) {
120 DRM_ERROR("can not find sarea!\n");
121 dev
->dev_private
= (void *)dev_priv
;
122 i915_dma_cleanup(dev
);
123 return DRM_ERR(EINVAL
);
126 dev_priv
->mmio_map
= drm_core_findmap(dev
, init
->mmio_offset
);
127 if (!dev_priv
->mmio_map
) {
128 dev
->dev_private
= (void *)dev_priv
;
129 i915_dma_cleanup(dev
);
130 DRM_ERROR("can not find mmio map!\n");
131 return DRM_ERR(EINVAL
);
134 dev_priv
->sarea_priv
= (drm_i915_sarea_t
*)
135 ((u8
*) dev_priv
->sarea
->handle
+ init
->sarea_priv_offset
);
137 dev_priv
->ring
.Start
= init
->ring_start
;
138 dev_priv
->ring
.End
= init
->ring_end
;
139 dev_priv
->ring
.Size
= init
->ring_size
;
140 dev_priv
->ring
.tail_mask
= dev_priv
->ring
.Size
- 1;
142 dev_priv
->ring
.map
.offset
= init
->ring_start
;
143 dev_priv
->ring
.map
.size
= init
->ring_size
;
144 dev_priv
->ring
.map
.type
= 0;
145 dev_priv
->ring
.map
.flags
= 0;
146 dev_priv
->ring
.map
.mtrr
= 0;
148 drm_core_ioremap(&dev_priv
->ring
.map
, dev
);
150 if (dev_priv
->ring
.map
.handle
== NULL
) {
151 dev
->dev_private
= (void *)dev_priv
;
152 i915_dma_cleanup(dev
);
153 DRM_ERROR("can not ioremap virtual address for"
155 return DRM_ERR(ENOMEM
);
158 dev_priv
->ring
.virtual_start
= dev_priv
->ring
.map
.handle
;
160 dev_priv
->back_offset
= init
->back_offset
;
161 dev_priv
->front_offset
= init
->front_offset
;
162 dev_priv
->current_page
= 0;
163 dev_priv
->sarea_priv
->pf_current_page
= dev_priv
->current_page
;
165 /* We are using separate values as placeholders for mechanisms for
166 * private backbuffer/depthbuffer usage.
168 dev_priv
->use_mi_batchbuffer_start
= 0;
170 /* Allow hardware batchbuffers unless told otherwise.
172 dev_priv
->allow_batchbuffer
= 1;
174 /* Program Hardware Status Page */
175 dev_priv
->status_page_dmah
= drm_pci_alloc(dev
, PAGE_SIZE
, PAGE_SIZE
,
178 if (!dev_priv
->status_page_dmah
) {
179 dev
->dev_private
= (void *)dev_priv
;
180 i915_dma_cleanup(dev
);
181 DRM_ERROR("Can not allocate hardware status page\n");
182 return DRM_ERR(ENOMEM
);
184 dev_priv
->hw_status_page
= dev_priv
->status_page_dmah
->vaddr
;
185 dev_priv
->dma_status_page
= dev_priv
->status_page_dmah
->busaddr
;
187 memset(dev_priv
->hw_status_page
, 0, PAGE_SIZE
);
188 DRM_DEBUG("hw status page @ %p\n", dev_priv
->hw_status_page
);
190 I915_WRITE(0x02080, dev_priv
->dma_status_page
);
191 DRM_DEBUG("Enabled hardware status page\n");
193 dev
->dev_private
= (void *)dev_priv
;
198 static int i915_dma_resume(drm_device_t
* dev
)
200 drm_i915_private_t
*dev_priv
= (drm_i915_private_t
*) dev
->dev_private
;
202 DRM_DEBUG("%s\n", __FUNCTION__
);
204 if (!dev_priv
->sarea
) {
205 DRM_ERROR("can not find sarea!\n");
206 return DRM_ERR(EINVAL
);
209 if (!dev_priv
->mmio_map
) {
210 DRM_ERROR("can not find mmio map!\n");
211 return DRM_ERR(EINVAL
);
214 if (dev_priv
->ring
.map
.handle
== NULL
) {
215 DRM_ERROR("can not ioremap virtual address for"
217 return DRM_ERR(ENOMEM
);
220 /* Program Hardware Status Page */
221 if (!dev_priv
->hw_status_page
) {
222 DRM_ERROR("Can not find hardware status page\n");
223 return DRM_ERR(EINVAL
);
225 DRM_DEBUG("hw status page @ %p\n", dev_priv
->hw_status_page
);
227 I915_WRITE(0x02080, dev_priv
->dma_status_page
);
228 DRM_DEBUG("Enabled hardware status page\n");
233 static int i915_dma_init(DRM_IOCTL_ARGS
)
236 drm_i915_private_t
*dev_priv
;
237 drm_i915_init_t init
;
240 DRM_COPY_FROM_USER_IOCTL(init
, (drm_i915_init_t __user
*) data
,
245 dev_priv
= drm_alloc(sizeof(drm_i915_private_t
),
247 if (dev_priv
== NULL
)
248 return DRM_ERR(ENOMEM
);
249 retcode
= i915_initialize(dev
, dev_priv
, &init
);
251 case I915_CLEANUP_DMA
:
252 retcode
= i915_dma_cleanup(dev
);
254 case I915_RESUME_DMA
:
255 retcode
= i915_dma_resume(dev
);
265 /* Implement basically the same security restrictions as hardware does
266 * for MI_BATCH_NON_SECURE. These can be made stricter at any time.
268 * Most of the calculations below involve calculating the size of a
269 * particular instruction. It's important to get the size right as
270 * that tells us where the next instruction to check is. Any illegal
271 * instruction detected will be given a size of zero, which is a
272 * signal to abort the rest of the buffer.
274 static int do_validate_cmd(int cmd
)
276 switch (((cmd
>> 29) & 0x7)) {
278 switch ((cmd
>> 23) & 0x3f) {
280 return 1; /* MI_NOOP */
282 return 1; /* MI_FLUSH */
284 return 0; /* disallow everything else */
288 return 0; /* reserved */
290 return (cmd
& 0xff) + 2; /* 2d commands */
292 if (((cmd
>> 24) & 0x1f) <= 0x18)
295 switch ((cmd
>> 24) & 0x1f) {
299 switch ((cmd
>> 16) & 0xff) {
301 return (cmd
& 0x1f) + 2;
303 return (cmd
& 0xf) + 2;
305 return (cmd
& 0xffff) + 2;
309 return (cmd
& 0xffff) + 1;
313 if ((cmd
& (1 << 23)) == 0) /* inline vertices */
314 return (cmd
& 0x1ffff) + 2;
315 else if (cmd
& (1 << 17)) /* indirect random */
316 if ((cmd
& 0xffff) == 0)
317 return 0; /* unknown length, too hard */
319 return (((cmd
& 0xffff) + 1) / 2) + 1;
321 return 2; /* indirect sequential */
332 static int validate_cmd(int cmd
)
334 int ret
= do_validate_cmd(cmd
);
336 /* printk("validate_cmd( %x ): %d\n", cmd, ret); */
341 static int i915_emit_cmds(drm_device_t
* dev
, int __user
* buffer
, int dwords
)
343 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
347 for (i
= 0; i
< dwords
;) {
350 if (DRM_COPY_FROM_USER_UNCHECKED(&cmd
, &buffer
[i
], sizeof(cmd
)))
351 return DRM_ERR(EINVAL
);
353 /* printk("%d/%d ", i, dwords); */
355 if ((sz
= validate_cmd(cmd
)) == 0 || i
+ sz
> dwords
)
356 return DRM_ERR(EINVAL
);
362 if (DRM_COPY_FROM_USER_UNCHECKED(&cmd
, &buffer
[i
],
364 return DRM_ERR(EINVAL
);
374 static int i915_emit_box(drm_device_t
* dev
,
375 drm_clip_rect_t __user
* boxes
,
376 int i
, int DR1
, int DR4
)
378 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
382 if (DRM_COPY_FROM_USER_UNCHECKED(&box
, &boxes
[i
], sizeof(box
))) {
386 if (box
.y2
<= box
.y1
|| box
.x2
<= box
.x1
|| box
.y2
<= 0 || box
.x2
<= 0) {
387 DRM_ERROR("Bad box %d,%d..%d,%d\n",
388 box
.x1
, box
.y1
, box
.x2
, box
.y2
);
389 return DRM_ERR(EINVAL
);
393 OUT_RING(GFX_OP_DRAWRECT_INFO
);
395 OUT_RING((box
.x1
& 0xffff) | (box
.y1
<< 16));
396 OUT_RING(((box
.x2
- 1) & 0xffff) | ((box
.y2
- 1) << 16));
404 static int i915_dispatch_cmdbuffer(drm_device_t
* dev
,
405 drm_i915_cmdbuffer_t
* cmd
)
407 int nbox
= cmd
->num_cliprects
;
408 int i
= 0, count
, ret
;
411 DRM_ERROR("alignment");
412 return DRM_ERR(EINVAL
);
415 i915_kernel_lost_context(dev
);
417 count
= nbox
? nbox
: 1;
419 for (i
= 0; i
< count
; i
++) {
421 ret
= i915_emit_box(dev
, cmd
->cliprects
, i
,
427 ret
= i915_emit_cmds(dev
, (int __user
*)cmd
->buf
, cmd
->sz
/ 4);
435 static int i915_dispatch_batchbuffer(drm_device_t
* dev
,
436 drm_i915_batchbuffer_t
* batch
)
438 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
439 drm_clip_rect_t __user
*boxes
= batch
->cliprects
;
440 int nbox
= batch
->num_cliprects
;
444 if ((batch
->start
| batch
->used
) & 0x7) {
445 DRM_ERROR("alignment");
446 return DRM_ERR(EINVAL
);
449 i915_kernel_lost_context(dev
);
451 count
= nbox
? nbox
: 1;
453 for (i
= 0; i
< count
; i
++) {
455 int ret
= i915_emit_box(dev
, boxes
, i
,
456 batch
->DR1
, batch
->DR4
);
461 if (dev_priv
->use_mi_batchbuffer_start
) {
463 OUT_RING(MI_BATCH_BUFFER_START
| (2 << 6));
464 OUT_RING(batch
->start
| MI_BATCH_NON_SECURE
);
468 OUT_RING(MI_BATCH_BUFFER
);
469 OUT_RING(batch
->start
| MI_BATCH_NON_SECURE
);
470 OUT_RING(batch
->start
+ batch
->used
- 4);
476 dev_priv
->sarea_priv
->last_enqueue
= dev_priv
->counter
++;
479 OUT_RING(CMD_STORE_DWORD_IDX
);
481 OUT_RING(dev_priv
->counter
);
488 static int i915_dispatch_flip(drm_device_t
* dev
)
490 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
493 DRM_DEBUG("%s: page=%d pfCurrentPage=%d\n",
495 dev_priv
->current_page
,
496 dev_priv
->sarea_priv
->pf_current_page
);
498 i915_kernel_lost_context(dev
);
501 OUT_RING(INST_PARSER_CLIENT
| INST_OP_FLUSH
| INST_FLUSH_MAP_CACHE
);
506 OUT_RING(CMD_OP_DISPLAYBUFFER_INFO
| ASYNC_FLIP
);
508 if (dev_priv
->current_page
== 0) {
509 OUT_RING(dev_priv
->back_offset
);
510 dev_priv
->current_page
= 1;
512 OUT_RING(dev_priv
->front_offset
);
513 dev_priv
->current_page
= 0;
519 OUT_RING(MI_WAIT_FOR_EVENT
| MI_WAIT_FOR_PLANE_A_FLIP
);
523 dev_priv
->sarea_priv
->last_enqueue
= dev_priv
->counter
++;
526 OUT_RING(CMD_STORE_DWORD_IDX
);
528 OUT_RING(dev_priv
->counter
);
532 dev_priv
->sarea_priv
->pf_current_page
= dev_priv
->current_page
;
536 static int i915_quiescent(drm_device_t
* dev
)
538 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
540 i915_kernel_lost_context(dev
);
541 return i915_wait_ring(dev
, dev_priv
->ring
.Size
- 8, __FUNCTION__
);
544 static int i915_flush_ioctl(DRM_IOCTL_ARGS
)
548 LOCK_TEST_WITH_RETURN(dev
, filp
);
550 return i915_quiescent(dev
);
553 static int i915_batchbuffer(DRM_IOCTL_ARGS
)
556 drm_i915_private_t
*dev_priv
= (drm_i915_private_t
*) dev
->dev_private
;
557 u32
*hw_status
= dev_priv
->hw_status_page
;
558 drm_i915_sarea_t
*sarea_priv
= (drm_i915_sarea_t
*)
559 dev_priv
->sarea_priv
;
560 drm_i915_batchbuffer_t batch
;
563 if (!dev_priv
->allow_batchbuffer
) {
564 DRM_ERROR("Batchbuffer ioctl disabled\n");
565 return DRM_ERR(EINVAL
);
568 DRM_COPY_FROM_USER_IOCTL(batch
, (drm_i915_batchbuffer_t __user
*) data
,
571 DRM_DEBUG("i915 batchbuffer, start %x used %d cliprects %d\n",
572 batch
.start
, batch
.used
, batch
.num_cliprects
);
574 LOCK_TEST_WITH_RETURN(dev
, filp
);
576 if (batch
.num_cliprects
&& DRM_VERIFYAREA_READ(batch
.cliprects
,
577 batch
.num_cliprects
*
578 sizeof(drm_clip_rect_t
)))
579 return DRM_ERR(EFAULT
);
581 ret
= i915_dispatch_batchbuffer(dev
, &batch
);
583 sarea_priv
->last_dispatch
= (int)hw_status
[5];
587 static int i915_cmdbuffer(DRM_IOCTL_ARGS
)
590 drm_i915_private_t
*dev_priv
= (drm_i915_private_t
*) dev
->dev_private
;
591 u32
*hw_status
= dev_priv
->hw_status_page
;
592 drm_i915_sarea_t
*sarea_priv
= (drm_i915_sarea_t
*)
593 dev_priv
->sarea_priv
;
594 drm_i915_cmdbuffer_t cmdbuf
;
597 DRM_COPY_FROM_USER_IOCTL(cmdbuf
, (drm_i915_cmdbuffer_t __user
*) data
,
600 DRM_DEBUG("i915 cmdbuffer, buf %p sz %d cliprects %d\n",
601 cmdbuf
.buf
, cmdbuf
.sz
, cmdbuf
.num_cliprects
);
603 LOCK_TEST_WITH_RETURN(dev
, filp
);
605 if (cmdbuf
.num_cliprects
&&
606 DRM_VERIFYAREA_READ(cmdbuf
.cliprects
,
607 cmdbuf
.num_cliprects
*
608 sizeof(drm_clip_rect_t
))) {
609 DRM_ERROR("Fault accessing cliprects\n");
610 return DRM_ERR(EFAULT
);
613 ret
= i915_dispatch_cmdbuffer(dev
, &cmdbuf
);
615 DRM_ERROR("i915_dispatch_cmdbuffer failed\n");
619 sarea_priv
->last_dispatch
= (int)hw_status
[5];
623 static int i915_flip_bufs(DRM_IOCTL_ARGS
)
627 DRM_DEBUG("%s\n", __FUNCTION__
);
629 LOCK_TEST_WITH_RETURN(dev
, filp
);
631 return i915_dispatch_flip(dev
);
634 static int i915_getparam(DRM_IOCTL_ARGS
)
637 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
638 drm_i915_getparam_t param
;
642 DRM_ERROR("%s called with no initialization\n", __FUNCTION__
);
643 return DRM_ERR(EINVAL
);
646 DRM_COPY_FROM_USER_IOCTL(param
, (drm_i915_getparam_t __user
*) data
,
649 switch (param
.param
) {
650 case I915_PARAM_IRQ_ACTIVE
:
651 value
= dev
->irq
? 1 : 0;
653 case I915_PARAM_ALLOW_BATCHBUFFER
:
654 value
= dev_priv
->allow_batchbuffer
? 1 : 0;
656 case I915_PARAM_LAST_DISPATCH
:
657 value
= READ_BREADCRUMB(dev_priv
);
660 DRM_ERROR("Unkown parameter %d\n", param
.param
);
661 return DRM_ERR(EINVAL
);
664 if (DRM_COPY_TO_USER(param
.value
, &value
, sizeof(int))) {
665 DRM_ERROR("DRM_COPY_TO_USER failed\n");
666 return DRM_ERR(EFAULT
);
672 static int i915_setparam(DRM_IOCTL_ARGS
)
675 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
676 drm_i915_setparam_t param
;
679 DRM_ERROR("%s called with no initialization\n", __FUNCTION__
);
680 return DRM_ERR(EINVAL
);
683 DRM_COPY_FROM_USER_IOCTL(param
, (drm_i915_setparam_t __user
*) data
,
686 switch (param
.param
) {
687 case I915_SETPARAM_USE_MI_BATCHBUFFER_START
:
688 dev_priv
->use_mi_batchbuffer_start
= param
.value
;
690 case I915_SETPARAM_TEX_LRU_LOG_GRANULARITY
:
691 dev_priv
->tex_lru_log_granularity
= param
.value
;
693 case I915_SETPARAM_ALLOW_BATCHBUFFER
:
694 dev_priv
->allow_batchbuffer
= param
.value
;
697 DRM_ERROR("unknown parameter %d\n", param
.param
);
698 return DRM_ERR(EINVAL
);
704 int i915_driver_load(drm_device_t
*dev
, unsigned long flags
)
706 /* i915 has 4 more counters */
708 dev
->types
[6] = _DRM_STAT_IRQ
;
709 dev
->types
[7] = _DRM_STAT_PRIMARY
;
710 dev
->types
[8] = _DRM_STAT_SECONDARY
;
711 dev
->types
[9] = _DRM_STAT_DMA
;
716 void i915_driver_lastclose(drm_device_t
* dev
)
718 if (dev
->dev_private
) {
719 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
720 i915_mem_takedown(&(dev_priv
->agp_heap
));
722 i915_dma_cleanup(dev
);
725 void i915_driver_preclose(drm_device_t
* dev
, DRMFILE filp
)
727 if (dev
->dev_private
) {
728 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
729 i915_mem_release(dev
, filp
, dev_priv
->agp_heap
);
733 drm_ioctl_desc_t i915_ioctls
[] = {
734 [DRM_IOCTL_NR(DRM_I915_INIT
)] = {i915_dma_init
, DRM_AUTH
|DRM_MASTER
|DRM_ROOT_ONLY
},
735 [DRM_IOCTL_NR(DRM_I915_FLUSH
)] = {i915_flush_ioctl
, DRM_AUTH
},
736 [DRM_IOCTL_NR(DRM_I915_FLIP
)] = {i915_flip_bufs
, DRM_AUTH
},
737 [DRM_IOCTL_NR(DRM_I915_BATCHBUFFER
)] = {i915_batchbuffer
, DRM_AUTH
},
738 [DRM_IOCTL_NR(DRM_I915_IRQ_EMIT
)] = {i915_irq_emit
, DRM_AUTH
},
739 [DRM_IOCTL_NR(DRM_I915_IRQ_WAIT
)] = {i915_irq_wait
, DRM_AUTH
},
740 [DRM_IOCTL_NR(DRM_I915_GETPARAM
)] = {i915_getparam
, DRM_AUTH
},
741 [DRM_IOCTL_NR(DRM_I915_SETPARAM
)] = {i915_setparam
, DRM_AUTH
|DRM_MASTER
|DRM_ROOT_ONLY
},
742 [DRM_IOCTL_NR(DRM_I915_ALLOC
)] = {i915_mem_alloc
, DRM_AUTH
},
743 [DRM_IOCTL_NR(DRM_I915_FREE
)] = {i915_mem_free
, DRM_AUTH
},
744 [DRM_IOCTL_NR(DRM_I915_INIT_HEAP
)] = {i915_mem_init_heap
, DRM_AUTH
|DRM_MASTER
|DRM_ROOT_ONLY
},
745 [DRM_IOCTL_NR(DRM_I915_CMDBUFFER
)] = {i915_cmdbuffer
, DRM_AUTH
}
748 int i915_max_ioctl
= DRM_ARRAY_SIZE(i915_ioctls
);
751 * Determine if the device really is AGP or not.
753 * All Intel graphics chipsets are treated as AGP, even if they are really
756 * \param dev The device to be tested.
759 * A value of 1 is always retured to indictate every i9x5 is AGP.
761 int i915_driver_device_is_agp(drm_device_t
* dev
)