?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
serial: xilinx_uartps: fix bad register write in console_write
[linux-2.6-xlnx.git] / drivers / video / fsl-diu-fb.c
blob458c00664ade6110a6b26d58397086b2b1d4290f
1 /*
2 * Copyright 2008 Freescale Semiconductor, Inc. All Rights Reserved.
3 *
4 * Freescale DIU Frame Buffer device driver
5 *
6 * Authors: Hongjun Chen <hong-jun.chen@freescale.com>
7 * Paul Widmer <paul.widmer@freescale.com>
8 * Srikanth Srinivasan <srikanth.srinivasan@freescale.com>
9 * York Sun <yorksun@freescale.com>
10 *
11 * Based on imxfb.c Copyright (C) 2004 S.Hauer, Pengutronix
12 *
13 * This program is free software; you can redistribute it and/or modify it
14 * under the terms of the GNU General Public License as published by the
15 * Free Software Foundation; either version 2 of the License, or (at your
16 * option) any later version.
17 *
18 */
19
20 #include <linux/module.h>
21 #include <linux/kernel.h>
22 #include <linux/errno.h>
23 #include <linux/string.h>
24 #include <linux/slab.h>
25 #include <linux/fb.h>
26 #include <linux/init.h>
27 #include <linux/dma-mapping.h>
28 #include <linux/platform_device.h>
29 #include <linux/interrupt.h>
30 #include <linux/clk.h>
31 #include <linux/uaccess.h>
32 #include <linux/vmalloc.h>
33 #include <linux/spinlock.h>
34
35 #include <sysdev/fsl_soc.h>
36 #include <linux/fsl-diu-fb.h>
37 #include "edid.h"
38
39 #define NUM_AOIS 5 /* 1 for plane 0, 2 for planes 1 & 2 each */
40
41 /* HW cursor parameters */
42 #define MAX_CURS 32
43
44 /* INT_STATUS/INT_MASK field descriptions */
45 #define INT_VSYNC 0x01 /* Vsync interrupt */
46 #define INT_VSYNC_WB 0x02 /* Vsync interrupt for write back operation */
47 #define INT_UNDRUN 0x04 /* Under run exception interrupt */
48 #define INT_PARERR 0x08 /* Display parameters error interrupt */
49 #define INT_LS_BF_VS 0x10 /* Lines before vsync. interrupt */
50
51 /*
52 * List of supported video modes
53 *
54 * The first entry is the default video mode. The remain entries are in
55 * order if increasing resolution and frequency. The 320x240-60 mode is
56 * the initial AOI for the second and third planes.
57 */
58 static struct fb_videomode __devinitdata fsl_diu_mode_db[] = {
59 {
60 .refresh = 60,
61 .xres = 1024,
62 .yres = 768,
63 .pixclock = 15385,
64 .left_margin = 160,
65 .right_margin = 24,
66 .upper_margin = 29,
67 .lower_margin = 3,
68 .hsync_len = 136,
69 .vsync_len = 6,
70 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
71 .vmode = FB_VMODE_NONINTERLACED
72 },
73 {
74 .refresh = 60,
75 .xres = 320,
76 .yres = 240,
77 .pixclock = 79440,
78 .left_margin = 16,
79 .right_margin = 16,
80 .upper_margin = 16,
81 .lower_margin = 5,
82 .hsync_len = 48,
83 .vsync_len = 1,
84 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
85 .vmode = FB_VMODE_NONINTERLACED
86 },
87 {
88 .refresh = 60,
89 .xres = 640,
90 .yres = 480,
91 .pixclock = 39722,
92 .left_margin = 48,
93 .right_margin = 16,
94 .upper_margin = 33,
95 .lower_margin = 10,
96 .hsync_len = 96,
97 .vsync_len = 2,
98 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
99 .vmode = FB_VMODE_NONINTERLACED
100 },
101 {
102 .refresh = 72,
103 .xres = 640,
104 .yres = 480,
105 .pixclock = 32052,
106 .left_margin = 128,
107 .right_margin = 24,
108 .upper_margin = 28,
109 .lower_margin = 9,
110 .hsync_len = 40,
111 .vsync_len = 3,
112 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
113 .vmode = FB_VMODE_NONINTERLACED
114 },
115 {
116 .refresh = 75,
117 .xres = 640,
118 .yres = 480,
119 .pixclock = 31747,
120 .left_margin = 120,
121 .right_margin = 16,
122 .upper_margin = 16,
123 .lower_margin = 1,
124 .hsync_len = 64,
125 .vsync_len = 3,
126 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
127 .vmode = FB_VMODE_NONINTERLACED
128 },
129 {
130 .refresh = 90,
131 .xres = 640,
132 .yres = 480,
133 .pixclock = 25057,
134 .left_margin = 120,
135 .right_margin = 32,
136 .upper_margin = 14,
137 .lower_margin = 25,
138 .hsync_len = 40,
139 .vsync_len = 14,
140 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
141 .vmode = FB_VMODE_NONINTERLACED
142 },
143 {
144 .refresh = 100,
145 .xres = 640,
146 .yres = 480,
147 .pixclock = 22272,
148 .left_margin = 48,
149 .right_margin = 32,
150 .upper_margin = 17,
151 .lower_margin = 22,
152 .hsync_len = 128,
153 .vsync_len = 12,
154 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
155 .vmode = FB_VMODE_NONINTERLACED
156 },
157 {
158 .refresh = 60,
159 .xres = 800,
160 .yres = 480,
161 .pixclock = 33805,
162 .left_margin = 96,
163 .right_margin = 24,
164 .upper_margin = 10,
165 .lower_margin = 3,
166 .hsync_len = 72,
167 .vsync_len = 7,
168 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
169 .vmode = FB_VMODE_NONINTERLACED
170 },
171 {
172 .refresh = 60,
173 .xres = 800,
174 .yres = 600,
175 .pixclock = 25000,
176 .left_margin = 88,
177 .right_margin = 40,
178 .upper_margin = 23,
179 .lower_margin = 1,
180 .hsync_len = 128,
181 .vsync_len = 4,
182 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
183 .vmode = FB_VMODE_NONINTERLACED
184 },
185 {
186 .refresh = 60,
187 .xres = 854,
188 .yres = 480,
189 .pixclock = 31518,
190 .left_margin = 104,
191 .right_margin = 16,
192 .upper_margin = 13,
193 .lower_margin = 1,
194 .hsync_len = 88,
195 .vsync_len = 3,
196 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
197 .vmode = FB_VMODE_NONINTERLACED
198 },
199 {
200 .refresh = 70,
201 .xres = 1024,
202 .yres = 768,
203 .pixclock = 16886,
204 .left_margin = 3,
205 .right_margin = 3,
206 .upper_margin = 2,
207 .lower_margin = 2,
208 .hsync_len = 40,
209 .vsync_len = 18,
210 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
211 .vmode = FB_VMODE_NONINTERLACED
212 },
213 {
214 .refresh = 75,
215 .xres = 1024,
216 .yres = 768,
217 .pixclock = 15009,
218 .left_margin = 3,
219 .right_margin = 3,
220 .upper_margin = 2,
221 .lower_margin = 2,
222 .hsync_len = 80,
223 .vsync_len = 32,
224 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
225 .vmode = FB_VMODE_NONINTERLACED
226 },
227 {
228 .refresh = 60,
229 .xres = 1280,
230 .yres = 480,
231 .pixclock = 18939,
232 .left_margin = 353,
233 .right_margin = 47,
234 .upper_margin = 39,
235 .lower_margin = 4,
236 .hsync_len = 8,
237 .vsync_len = 2,
238 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
239 .vmode = FB_VMODE_NONINTERLACED
240 },
241 {
242 .refresh = 60,
243 .xres = 1280,
244 .yres = 720,
245 .pixclock = 13426,
246 .left_margin = 192,
247 .right_margin = 64,
248 .upper_margin = 22,
249 .lower_margin = 1,
250 .hsync_len = 136,
251 .vsync_len = 3,
252 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
253 .vmode = FB_VMODE_NONINTERLACED
254 },
255 {
256 .refresh = 60,
257 .xres = 1280,
258 .yres = 1024,
259 .pixclock = 9375,
260 .left_margin = 38,
261 .right_margin = 128,
262 .upper_margin = 2,
263 .lower_margin = 7,
264 .hsync_len = 216,
265 .vsync_len = 37,
266 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
267 .vmode = FB_VMODE_NONINTERLACED
268 },
269 {
270 .refresh = 70,
271 .xres = 1280,
272 .yres = 1024,
273 .pixclock = 9380,
274 .left_margin = 6,
275 .right_margin = 6,
276 .upper_margin = 4,
277 .lower_margin = 4,
278 .hsync_len = 60,
279 .vsync_len = 94,
280 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
281 .vmode = FB_VMODE_NONINTERLACED
282 },
283 {
284 .refresh = 75,
285 .xres = 1280,
286 .yres = 1024,
287 .pixclock = 9380,
288 .left_margin = 6,
289 .right_margin = 6,
290 .upper_margin = 4,
291 .lower_margin = 4,
292 .hsync_len = 60,
293 .vsync_len = 15,
294 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
295 .vmode = FB_VMODE_NONINTERLACED
296 },
297 {
298 .refresh = 60,
299 .xres = 1920,
300 .yres = 1080,
301 .pixclock = 5787,
302 .left_margin = 328,
303 .right_margin = 120,
304 .upper_margin = 34,
305 .lower_margin = 1,
306 .hsync_len = 208,
307 .vsync_len = 3,
308 .sync = FB_SYNC_COMP_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
309 .vmode = FB_VMODE_NONINTERLACED
310 },
311 };
312
313 static char *fb_mode;
314 static unsigned long default_bpp = 32;
315 static enum fsl_diu_monitor_port monitor_port;
316 static char *monitor_string;
317
318 #if defined(CONFIG_NOT_COHERENT_CACHE)
319 static u8 *coherence_data;
320 static size_t coherence_data_size;
321 static unsigned int d_cache_line_size;
322 #endif
323
324 static DEFINE_SPINLOCK(diu_lock);
325
326 enum mfb_index {
327 PLANE0 = 0, /* Plane 0, only one AOI that fills the screen */
328 PLANE1_AOI0, /* Plane 1, first AOI */
329 PLANE1_AOI1, /* Plane 1, second AOI */
330 PLANE2_AOI0, /* Plane 2, first AOI */
331 PLANE2_AOI1, /* Plane 2, second AOI */
332 };
333
334 struct mfb_info {
335 enum mfb_index index;
336 char *id;
337 int registered;
338 unsigned long pseudo_palette[16];
339 struct diu_ad *ad;
340 int cursor_reset;
341 unsigned char g_alpha;
342 unsigned int count;
343 int x_aoi_d; /* aoi display x offset to physical screen */
344 int y_aoi_d; /* aoi display y offset to physical screen */
345 struct fsl_diu_data *parent;
346 u8 *edid_data;
347 };
348
349 /**
350 * struct fsl_diu_data - per-DIU data structure
351 * @dma_addr: DMA address of this structure
352 * @fsl_diu_info: fb_info objects, one per AOI
353 * @dev_attr: sysfs structure
354 * @irq: IRQ
355 * @monitor_port: the monitor port this DIU is connected to
356 * @diu_reg: pointer to the DIU hardware registers
357 * @reg_lock: spinlock for register access
358 * @dummy_aoi: video buffer for the 4x4 32-bit dummy AOI
359 * dummy_ad: DIU Area Descriptor for the dummy AOI
360 * @ad[]: Area Descriptors for each real AOI
361 * @gamma: gamma color table
362 * @cursor: hardware cursor data
363 *
364 * This data structure must be allocated with 32-byte alignment, so that the
365 * internal fields can be aligned properly.
366 */
367 struct fsl_diu_data {
368 dma_addr_t dma_addr;
369 struct fb_info fsl_diu_info[NUM_AOIS];
370 struct mfb_info mfb[NUM_AOIS];
371 struct device_attribute dev_attr;
372 unsigned int irq;
373 enum fsl_diu_monitor_port monitor_port;
374 struct diu __iomem *diu_reg;
375 spinlock_t reg_lock;
376 u8 dummy_aoi[4 * 4 * 4];
377 struct diu_ad dummy_ad __aligned(8);
378 struct diu_ad ad[NUM_AOIS] __aligned(8);
379 u8 gamma[256 * 3] __aligned(32);
380 u8 cursor[MAX_CURS * MAX_CURS * 2] __aligned(32);
381 } __aligned(32);
382
383 /* Determine the DMA address of a member of the fsl_diu_data structure */
384 #define DMA_ADDR(p, f) ((p)->dma_addr + offsetof(struct fsl_diu_data, f))
385
386 static struct mfb_info mfb_template[] = {
387 {
388 .index = PLANE0,
389 .id = "Panel0",
390 .registered = 0,
391 .count = 0,
392 .x_aoi_d = 0,
393 .y_aoi_d = 0,
394 },
395 {
396 .index = PLANE1_AOI0,
397 .id = "Panel1 AOI0",
398 .registered = 0,
399 .g_alpha = 0xff,
400 .count = 0,
401 .x_aoi_d = 0,
402 .y_aoi_d = 0,
403 },
404 {
405 .index = PLANE1_AOI1,
406 .id = "Panel1 AOI1",
407 .registered = 0,
408 .g_alpha = 0xff,
409 .count = 0,
410 .x_aoi_d = 0,
411 .y_aoi_d = 480,
412 },
413 {
414 .index = PLANE2_AOI0,
415 .id = "Panel2 AOI0",
416 .registered = 0,
417 .g_alpha = 0xff,
418 .count = 0,
419 .x_aoi_d = 640,
420 .y_aoi_d = 0,
421 },
422 {
423 .index = PLANE2_AOI1,
424 .id = "Panel2 AOI1",
425 .registered = 0,
426 .g_alpha = 0xff,
427 .count = 0,
428 .x_aoi_d = 640,
429 .y_aoi_d = 480,
430 },
431 };
432
433 /**
434 * fsl_diu_name_to_port - convert a port name to a monitor port enum
435 *
436 * Takes the name of a monitor port ("dvi", "lvds", or "dlvds") and returns
437 * the enum fsl_diu_monitor_port that corresponds to that string.
438 *
439 * For compatibility with older versions, a number ("0", "1", or "2") is also
440 * supported.
441 *
442 * If the string is unknown, DVI is assumed.
443 *
444 * If the particular port is not supported by the platform, another port
445 * (platform-specific) is chosen instead.
446 */
447 static enum fsl_diu_monitor_port fsl_diu_name_to_port(const char *s)
448 {
449 enum fsl_diu_monitor_port port = FSL_DIU_PORT_DVI;
450 unsigned long val;
451
452 if (s) {
453 if (!strict_strtoul(s, 10, &val) && (val <= 2))
454 port = (enum fsl_diu_monitor_port) val;
455 else if (strncmp(s, "lvds", 4) == 0)
456 port = FSL_DIU_PORT_LVDS;
457 else if (strncmp(s, "dlvds", 5) == 0)
458 port = FSL_DIU_PORT_DLVDS;
459 }
460
461 return diu_ops.valid_monitor_port(port);
462 }
463
464 /*
465 * Workaround for failed writing desc register of planes.
466 * Needed with MPC5121 DIU rev 2.0 silicon.
467 */
468 void wr_reg_wa(u32 *reg, u32 val)
469 {
470 do {
471 out_be32(reg, val);
472 } while (in_be32(reg) != val);
473 }
474
475 static void fsl_diu_enable_panel(struct fb_info *info)
476 {
477 struct mfb_info *pmfbi, *cmfbi, *mfbi = info->par;
478 struct diu_ad *ad = mfbi->ad;
479 struct fsl_diu_data *data = mfbi->parent;
480 struct diu __iomem *hw = data->diu_reg;
481
482 switch (mfbi->index) {
483 case PLANE0:
484 if (hw->desc[0] != ad->paddr)
485 wr_reg_wa(&hw->desc[0], ad->paddr);
486 break;
487 case PLANE1_AOI0:
488 cmfbi = &data->mfb[2];
489 if (hw->desc[1] != ad->paddr) { /* AOI0 closed */
490 if (cmfbi->count > 0) /* AOI1 open */
491 ad->next_ad =
492 cpu_to_le32(cmfbi->ad->paddr);
493 else
494 ad->next_ad = 0;
495 wr_reg_wa(&hw->desc[1], ad->paddr);
496 }
497 break;
498 case PLANE2_AOI0:
499 cmfbi = &data->mfb[4];
500 if (hw->desc[2] != ad->paddr) { /* AOI0 closed */
501 if (cmfbi->count > 0) /* AOI1 open */
502 ad->next_ad =
503 cpu_to_le32(cmfbi->ad->paddr);
504 else
505 ad->next_ad = 0;
506 wr_reg_wa(&hw->desc[2], ad->paddr);
507 }
508 break;
509 case PLANE1_AOI1:
510 pmfbi = &data->mfb[1];
511 ad->next_ad = 0;
512 if (hw->desc[1] == data->dummy_ad.paddr)
513 wr_reg_wa(&hw->desc[1], ad->paddr);
514 else /* AOI0 open */
515 pmfbi->ad->next_ad = cpu_to_le32(ad->paddr);
516 break;
517 case PLANE2_AOI1:
518 pmfbi = &data->mfb[3];
519 ad->next_ad = 0;
520 if (hw->desc[2] == data->dummy_ad.paddr)
521 wr_reg_wa(&hw->desc[2], ad->paddr);
522 else /* AOI0 was open */
523 pmfbi->ad->next_ad = cpu_to_le32(ad->paddr);
524 break;
525 }
526 }
527
528 static void fsl_diu_disable_panel(struct fb_info *info)
529 {
530 struct mfb_info *pmfbi, *cmfbi, *mfbi = info->par;
531 struct diu_ad *ad = mfbi->ad;
532 struct fsl_diu_data *data = mfbi->parent;
533 struct diu __iomem *hw = data->diu_reg;
534
535 switch (mfbi->index) {
536 case PLANE0:
537 if (hw->desc[0] != data->dummy_ad.paddr)
538 wr_reg_wa(&hw->desc[0], data->dummy_ad.paddr);
539 break;
540 case PLANE1_AOI0:
541 cmfbi = &data->mfb[2];
542 if (cmfbi->count > 0) /* AOI1 is open */
543 wr_reg_wa(&hw->desc[1], cmfbi->ad->paddr);
544 /* move AOI1 to the first */
545 else /* AOI1 was closed */
546 wr_reg_wa(&hw->desc[1], data->dummy_ad.paddr);
547 /* close AOI 0 */
548 break;
549 case PLANE2_AOI0:
550 cmfbi = &data->mfb[4];
551 if (cmfbi->count > 0) /* AOI1 is open */
552 wr_reg_wa(&hw->desc[2], cmfbi->ad->paddr);
553 /* move AOI1 to the first */
554 else /* AOI1 was closed */
555 wr_reg_wa(&hw->desc[2], data->dummy_ad.paddr);
556 /* close AOI 0 */
557 break;
558 case PLANE1_AOI1:
559 pmfbi = &data->mfb[1];
560 if (hw->desc[1] != ad->paddr) {
561 /* AOI1 is not the first in the chain */
562 if (pmfbi->count > 0)
563 /* AOI0 is open, must be the first */
564 pmfbi->ad->next_ad = 0;
565 } else /* AOI1 is the first in the chain */
566 wr_reg_wa(&hw->desc[1], data->dummy_ad.paddr);
567 /* close AOI 1 */
568 break;
569 case PLANE2_AOI1:
570 pmfbi = &data->mfb[3];
571 if (hw->desc[2] != ad->paddr) {
572 /* AOI1 is not the first in the chain */
573 if (pmfbi->count > 0)
574 /* AOI0 is open, must be the first */
575 pmfbi->ad->next_ad = 0;
576 } else /* AOI1 is the first in the chain */
577 wr_reg_wa(&hw->desc[2], data->dummy_ad.paddr);
578 /* close AOI 1 */
579 break;
580 }
581 }
582
583 static void enable_lcdc(struct fb_info *info)
584 {
585 struct mfb_info *mfbi = info->par;
586 struct fsl_diu_data *data = mfbi->parent;
587 struct diu __iomem *hw = data->diu_reg;
588
589 out_be32(&hw->diu_mode, MFB_MODE1);
590 }
591
592 static void disable_lcdc(struct fb_info *info)
593 {
594 struct mfb_info *mfbi = info->par;
595 struct fsl_diu_data *data = mfbi->parent;
596 struct diu __iomem *hw = data->diu_reg;
597
598 out_be32(&hw->diu_mode, 0);
599 }
600
601 static void adjust_aoi_size_position(struct fb_var_screeninfo *var,
602 struct fb_info *info)
603 {
604 struct mfb_info *lower_aoi_mfbi, *upper_aoi_mfbi, *mfbi = info->par;
605 struct fsl_diu_data *data = mfbi->parent;
606 int available_height, upper_aoi_bottom;
607 enum mfb_index index = mfbi->index;
608 int lower_aoi_is_open, upper_aoi_is_open;
609 __u32 base_plane_width, base_plane_height, upper_aoi_height;
610
611 base_plane_width = data->fsl_diu_info[0].var.xres;
612 base_plane_height = data->fsl_diu_info[0].var.yres;
613
614 if (mfbi->x_aoi_d < 0)
615 mfbi->x_aoi_d = 0;
616 if (mfbi->y_aoi_d < 0)
617 mfbi->y_aoi_d = 0;
618 switch (index) {
619 case PLANE0:
620 if (mfbi->x_aoi_d != 0)
621 mfbi->x_aoi_d = 0;
622 if (mfbi->y_aoi_d != 0)
623 mfbi->y_aoi_d = 0;
624 break;
625 case PLANE1_AOI0:
626 case PLANE2_AOI0:
627 lower_aoi_mfbi = data->fsl_diu_info[index+1].par;
628 lower_aoi_is_open = lower_aoi_mfbi->count > 0 ? 1 : 0;
629 if (var->xres > base_plane_width)
630 var->xres = base_plane_width;
631 if ((mfbi->x_aoi_d + var->xres) > base_plane_width)
632 mfbi->x_aoi_d = base_plane_width - var->xres;
633
634 if (lower_aoi_is_open)
635 available_height = lower_aoi_mfbi->y_aoi_d;
636 else
637 available_height = base_plane_height;
638 if (var->yres > available_height)
639 var->yres = available_height;
640 if ((mfbi->y_aoi_d + var->yres) > available_height)
641 mfbi->y_aoi_d = available_height - var->yres;
642 break;
643 case PLANE1_AOI1:
644 case PLANE2_AOI1:
645 upper_aoi_mfbi = data->fsl_diu_info[index-1].par;
646 upper_aoi_height = data->fsl_diu_info[index-1].var.yres;
647 upper_aoi_bottom = upper_aoi_mfbi->y_aoi_d + upper_aoi_height;
648 upper_aoi_is_open = upper_aoi_mfbi->count > 0 ? 1 : 0;
649 if (var->xres > base_plane_width)
650 var->xres = base_plane_width;
651 if ((mfbi->x_aoi_d + var->xres) > base_plane_width)
652 mfbi->x_aoi_d = base_plane_width - var->xres;
653 if (mfbi->y_aoi_d < 0)
654 mfbi->y_aoi_d = 0;
655 if (upper_aoi_is_open) {
656 if (mfbi->y_aoi_d < upper_aoi_bottom)
657 mfbi->y_aoi_d = upper_aoi_bottom;
658 available_height = base_plane_height
659 - upper_aoi_bottom;
660 } else
661 available_height = base_plane_height;
662 if (var->yres > available_height)
663 var->yres = available_height;
664 if ((mfbi->y_aoi_d + var->yres) > base_plane_height)
665 mfbi->y_aoi_d = base_plane_height - var->yres;
666 break;
667 }
668 }
669 /*
670 * Checks to see if the hardware supports the state requested by var passed
671 * in. This function does not alter the hardware state! If the var passed in
672 * is slightly off by what the hardware can support then we alter the var
673 * PASSED in to what we can do. If the hardware doesn't support mode change
674 * a -EINVAL will be returned by the upper layers.
675 */
676 static int fsl_diu_check_var(struct fb_var_screeninfo *var,
677 struct fb_info *info)
678 {
679 if (var->xres_virtual < var->xres)
680 var->xres_virtual = var->xres;
681 if (var->yres_virtual < var->yres)
682 var->yres_virtual = var->yres;
683
684 if (var->xoffset < 0)
685 var->xoffset = 0;
686
687 if (var->yoffset < 0)
688 var->yoffset = 0;
689
690 if (var->xoffset + info->var.xres > info->var.xres_virtual)
691 var->xoffset = info->var.xres_virtual - info->var.xres;
692
693 if (var->yoffset + info->var.yres > info->var.yres_virtual)
694 var->yoffset = info->var.yres_virtual - info->var.yres;
695
696 if ((var->bits_per_pixel != 32) && (var->bits_per_pixel != 24) &&
697 (var->bits_per_pixel != 16))
698 var->bits_per_pixel = default_bpp;
699
700 switch (var->bits_per_pixel) {
701 case 16:
702 var->red.length = 5;
703 var->red.offset = 11;
704 var->red.msb_right = 0;
705
706 var->green.length = 6;
707 var->green.offset = 5;
708 var->green.msb_right = 0;
709
710 var->blue.length = 5;
711 var->blue.offset = 0;
712 var->blue.msb_right = 0;
713
714 var->transp.length = 0;
715 var->transp.offset = 0;
716 var->transp.msb_right = 0;
717 break;
718 case 24:
719 var->red.length = 8;
720 var->red.offset = 0;
721 var->red.msb_right = 0;
722
723 var->green.length = 8;
724 var->green.offset = 8;
725 var->green.msb_right = 0;
726
727 var->blue.length = 8;
728 var->blue.offset = 16;
729 var->blue.msb_right = 0;
730
731 var->transp.length = 0;
732 var->transp.offset = 0;
733 var->transp.msb_right = 0;
734 break;
735 case 32:
736 var->red.length = 8;
737 var->red.offset = 16;
738 var->red.msb_right = 0;
739
740 var->green.length = 8;
741 var->green.offset = 8;
742 var->green.msb_right = 0;
743
744 var->blue.length = 8;
745 var->blue.offset = 0;
746 var->blue.msb_right = 0;
747
748 var->transp.length = 8;
749 var->transp.offset = 24;
750 var->transp.msb_right = 0;
751
752 break;
753 }
754
755 var->height = -1;
756 var->width = -1;
757 var->grayscale = 0;
758
759 /* Copy nonstd field to/from sync for fbset usage */
760 var->sync |= var->nonstd;
761 var->nonstd |= var->sync;
762
763 adjust_aoi_size_position(var, info);
764 return 0;
765 }
766
767 static void set_fix(struct fb_info *info)
768 {
769 struct fb_fix_screeninfo *fix = &info->fix;
770 struct fb_var_screeninfo *var = &info->var;
771 struct mfb_info *mfbi = info->par;
772
773 strncpy(fix->id, mfbi->id, sizeof(fix->id));
774 fix->line_length = var->xres_virtual * var->bits_per_pixel / 8;
775 fix->type = FB_TYPE_PACKED_PIXELS;
776 fix->accel = FB_ACCEL_NONE;
777 fix->visual = FB_VISUAL_TRUECOLOR;
778 fix->xpanstep = 1;
779 fix->ypanstep = 1;
780 }
781
782 static void update_lcdc(struct fb_info *info)
783 {
784 struct fb_var_screeninfo *var = &info->var;
785 struct mfb_info *mfbi = info->par;
786 struct fsl_diu_data *data = mfbi->parent;
787 struct diu __iomem *hw;
788 int i, j;
789 u8 *gamma_table_base;
790
791 u32 temp;
792
793 hw = data->diu_reg;
794
795 diu_ops.set_monitor_port(data->monitor_port);
796 gamma_table_base = data->gamma;
797
798 /* Prep for DIU init - gamma table, cursor table */
799
800 for (i = 0; i <= 2; i++)
801 for (j = 0; j <= 255; j++)
802 *gamma_table_base++ = j;
803
804 if (diu_ops.set_gamma_table)
805 diu_ops.set_gamma_table(data->monitor_port, data->gamma);
806
807 disable_lcdc(info);
808
809 /* Program DIU registers */
810
811 out_be32(&hw->gamma, DMA_ADDR(data, gamma));
812 out_be32(&hw->cursor, DMA_ADDR(data, cursor));
813
814 out_be32(&hw->bgnd, 0x007F7F7F); /* BGND */
815 out_be32(&hw->bgnd_wb, 0); /* BGND_WB */
816 out_be32(&hw->disp_size, (var->yres << 16 | var->xres));
817 /* DISP SIZE */
818 out_be32(&hw->wb_size, 0); /* WB SIZE */
819 out_be32(&hw->wb_mem_addr, 0); /* WB MEM ADDR */
820
821 /* Horizontal and vertical configuration register */
822 temp = var->left_margin << 22 | /* BP_H */
823 var->hsync_len << 11 | /* PW_H */
824 var->right_margin; /* FP_H */
825
826 out_be32(&hw->hsyn_para, temp);
827
828 temp = var->upper_margin << 22 | /* BP_V */
829 var->vsync_len << 11 | /* PW_V */
830 var->lower_margin; /* FP_V */
831
832 out_be32(&hw->vsyn_para, temp);
833
834 diu_ops.set_pixel_clock(var->pixclock);
835
836 out_be32(&hw->syn_pol, 0); /* SYNC SIGNALS POLARITY */
837 out_be32(&hw->int_status, 0); /* INTERRUPT STATUS */
838 out_be32(&hw->plut, 0x01F5F666);
839
840 /* Enable the DIU */
841 enable_lcdc(info);
842 }
843
844 static int map_video_memory(struct fb_info *info)
845 {
846 u32 smem_len = info->fix.line_length * info->var.yres_virtual;
847 void *p;
848
849 p = alloc_pages_exact(smem_len, GFP_DMA | __GFP_ZERO);
850 if (!p) {
851 dev_err(info->dev, "unable to allocate fb memory\n");
852 return -ENOMEM;
853 }
854 mutex_lock(&info->mm_lock);
855 info->screen_base = p;
856 info->fix.smem_start = virt_to_phys(info->screen_base);
857 info->fix.smem_len = smem_len;
858 mutex_unlock(&info->mm_lock);
859 info->screen_size = info->fix.smem_len;
860
861 return 0;
862 }
863
864 static void unmap_video_memory(struct fb_info *info)
865 {
866 void *p = info->screen_base;
867 size_t l = info->fix.smem_len;
868
869 mutex_lock(&info->mm_lock);
870 info->screen_base = NULL;
871 info->fix.smem_start = 0;
872 info->fix.smem_len = 0;
873 mutex_unlock(&info->mm_lock);
874
875 if (p)
876 free_pages_exact(p, l);
877 }
878
879 /*
880 * Using the fb_var_screeninfo in fb_info we set the aoi of this
881 * particular framebuffer. It is a light version of fsl_diu_set_par.
882 */
883 static int fsl_diu_set_aoi(struct fb_info *info)
884 {
885 struct fb_var_screeninfo *var = &info->var;
886 struct mfb_info *mfbi = info->par;
887 struct diu_ad *ad = mfbi->ad;
888
889 /* AOI should not be greater than display size */
890 ad->offset_xyi = cpu_to_le32((var->yoffset << 16) | var->xoffset);
891 ad->offset_xyd = cpu_to_le32((mfbi->y_aoi_d << 16) | mfbi->x_aoi_d);
892 return 0;
893 }
894
895 /**
896 * fsl_diu_get_pixel_format: return the pixel format for a given color depth
897 *
898 * The pixel format is a 32-bit value that determine which bits in each
899 * pixel are to be used for each color. This is the default function used
900 * if the platform does not define its own version.
901 */
902 static u32 fsl_diu_get_pixel_format(unsigned int bits_per_pixel)
903 {
904 #define PF_BYTE_F 0x10000000
905 #define PF_ALPHA_C_MASK 0x0E000000
906 #define PF_ALPHA_C_SHIFT 25
907 #define PF_BLUE_C_MASK 0x01800000
908 #define PF_BLUE_C_SHIFT 23
909 #define PF_GREEN_C_MASK 0x00600000
910 #define PF_GREEN_C_SHIFT 21
911 #define PF_RED_C_MASK 0x00180000
912 #define PF_RED_C_SHIFT 19
913 #define PF_PALETTE 0x00040000
914 #define PF_PIXEL_S_MASK 0x00030000
915 #define PF_PIXEL_S_SHIFT 16
916 #define PF_COMP_3_MASK 0x0000F000
917 #define PF_COMP_3_SHIFT 12
918 #define PF_COMP_2_MASK 0x00000F00
919 #define PF_COMP_2_SHIFT 8
920 #define PF_COMP_1_MASK 0x000000F0
921 #define PF_COMP_1_SHIFT 4
922 #define PF_COMP_0_MASK 0x0000000F
923 #define PF_COMP_0_SHIFT 0
924
925 #define MAKE_PF(alpha, red, blue, green, size, c0, c1, c2, c3) \
926 cpu_to_le32(PF_BYTE_F | (alpha << PF_ALPHA_C_SHIFT) | \
927 (blue << PF_BLUE_C_SHIFT) | (green << PF_GREEN_C_SHIFT) | \
928 (red << PF_RED_C_SHIFT) | (c3 << PF_COMP_3_SHIFT) | \
929 (c2 << PF_COMP_2_SHIFT) | (c1 << PF_COMP_1_SHIFT) | \
930 (c0 << PF_COMP_0_SHIFT) | (size << PF_PIXEL_S_SHIFT))
931
932 switch (bits_per_pixel) {
933 case 32:
934 /* 0x88883316 */
935 return MAKE_PF(3, 2, 0, 1, 3, 8, 8, 8, 8);
936 case 24:
937 /* 0x88082219 */
938 return MAKE_PF(4, 0, 1, 2, 2, 0, 8, 8, 8);
939 case 16:
940 /* 0x65053118 */
941 return MAKE_PF(4, 2, 1, 0, 1, 5, 6, 5, 0);
942 default:
943 pr_err("fsl-diu: unsupported color depth %u\n", bits_per_pixel);
944 return 0;
945 }
946 }
947
948 /*
949 * Using the fb_var_screeninfo in fb_info we set the resolution of this
950 * particular framebuffer. This function alters the fb_fix_screeninfo stored
951 * in fb_info. It does not alter var in fb_info since we are using that
952 * data. This means we depend on the data in var inside fb_info to be
953 * supported by the hardware. fsl_diu_check_var is always called before
954 * fsl_diu_set_par to ensure this.
955 */
956 static int fsl_diu_set_par(struct fb_info *info)
957 {
958 unsigned long len;
959 struct fb_var_screeninfo *var = &info->var;
960 struct mfb_info *mfbi = info->par;
961 struct fsl_diu_data *data = mfbi->parent;
962 struct diu_ad *ad = mfbi->ad;
963 struct diu __iomem *hw;
964
965 hw = data->diu_reg;
966
967 set_fix(info);
968 mfbi->cursor_reset = 1;
969
970 len = info->var.yres_virtual * info->fix.line_length;
971 /* Alloc & dealloc each time resolution/bpp change */
972 if (len != info->fix.smem_len) {
973 if (info->fix.smem_start)
974 unmap_video_memory(info);
975
976 /* Memory allocation for framebuffer */
977 if (map_video_memory(info)) {
978 dev_err(info->dev, "unable to allocate fb memory 1\n");
979 return -ENOMEM;
980 }
981 }
982
983 if (diu_ops.get_pixel_format)
984 ad->pix_fmt = diu_ops.get_pixel_format(data->monitor_port,
985 var->bits_per_pixel);
986 else
987 ad->pix_fmt = fsl_diu_get_pixel_format(var->bits_per_pixel);
988
989 ad->addr = cpu_to_le32(info->fix.smem_start);
990 ad->src_size_g_alpha = cpu_to_le32((var->yres_virtual << 12) |
991 var->xres_virtual) | mfbi->g_alpha;
992 /* AOI should not be greater than display size */
993 ad->aoi_size = cpu_to_le32((var->yres << 16) | var->xres);
994 ad->offset_xyi = cpu_to_le32((var->yoffset << 16) | var->xoffset);
995 ad->offset_xyd = cpu_to_le32((mfbi->y_aoi_d << 16) | mfbi->x_aoi_d);
996
997 /* Disable chroma keying function */
998 ad->ckmax_r = 0;
999 ad->ckmax_g = 0;
1000 ad->ckmax_b = 0;
1001
1002 ad->ckmin_r = 255;
1003 ad->ckmin_g = 255;
1004 ad->ckmin_b = 255;
1005
1006 if (mfbi->index == PLANE0)
1007 update_lcdc(info);
1008 return 0;
1009 }
1010
1011 static inline __u32 CNVT_TOHW(__u32 val, __u32 width)
1012 {
1013 return ((val << width) + 0x7FFF - val) >> 16;
1014 }
1015
1016 /*
1017 * Set a single color register. The values supplied have a 16 bit magnitude
1018 * which needs to be scaled in this function for the hardware. Things to take
1019 * into consideration are how many color registers, if any, are supported with
1020 * the current color visual. With truecolor mode no color palettes are
1021 * supported. Here a pseudo palette is created which we store the value in
1022 * pseudo_palette in struct fb_info. For pseudocolor mode we have a limited
1023 * color palette.
1024 */
1025 static int fsl_diu_setcolreg(unsigned int regno, unsigned int red,
1026 unsigned int green, unsigned int blue,
1027 unsigned int transp, struct fb_info *info)
1028 {
1029 int ret = 1;
1030
1031 /*
1032 * If greyscale is true, then we convert the RGB value
1033 * to greyscale no matter what visual we are using.
1034 */
1035 if (info->var.grayscale)
1036 red = green = blue = (19595 * red + 38470 * green +
1037 7471 * blue) >> 16;
1038 switch (info->fix.visual) {
1039 case FB_VISUAL_TRUECOLOR:
1040 /*
1041 * 16-bit True Colour. We encode the RGB value
1042 * according to the RGB bitfield information.
1043 */
1044 if (regno < 16) {
1045 u32 *pal = info->pseudo_palette;
1046 u32 v;
1047
1048 red = CNVT_TOHW(red, info->var.red.length);
1049 green = CNVT_TOHW(green, info->var.green.length);
1050 blue = CNVT_TOHW(blue, info->var.blue.length);
1051 transp = CNVT_TOHW(transp, info->var.transp.length);
1052
1053 v = (red << info->var.red.offset) |
1054 (green << info->var.green.offset) |
1055 (blue << info->var.blue.offset) |
1056 (transp << info->var.transp.offset);
1057
1058 pal[regno] = v;
1059 ret = 0;
1060 }
1061 break;
1062 }
1063
1064 return ret;
1065 }
1066
1067 /*
1068 * Pan (or wrap, depending on the `vmode' field) the display using the
1069 * 'xoffset' and 'yoffset' fields of the 'var' structure. If the values
1070 * don't fit, return -EINVAL.
1071 */
1072 static int fsl_diu_pan_display(struct fb_var_screeninfo *var,
1073 struct fb_info *info)
1074 {
1075 if ((info->var.xoffset == var->xoffset) &&
1076 (info->var.yoffset == var->yoffset))
1077 return 0; /* No change, do nothing */
1078
1079 if (var->xoffset < 0 || var->yoffset < 0
1080 || var->xoffset + info->var.xres > info->var.xres_virtual
1081 || var->yoffset + info->var.yres > info->var.yres_virtual)
1082 return -EINVAL;
1083
1084 info->var.xoffset = var->xoffset;
1085 info->var.yoffset = var->yoffset;
1086
1087 if (var->vmode & FB_VMODE_YWRAP)
1088 info->var.vmode |= FB_VMODE_YWRAP;
1089 else
1090 info->var.vmode &= ~FB_VMODE_YWRAP;
1091
1092 fsl_diu_set_aoi(info);
1093
1094 return 0;
1095 }
1096
1097 static int fsl_diu_ioctl(struct fb_info *info, unsigned int cmd,
1098 unsigned long arg)
1099 {
1100 struct mfb_info *mfbi = info->par;
1101 struct diu_ad *ad = mfbi->ad;
1102 struct mfb_chroma_key ck;
1103 unsigned char global_alpha;
1104 struct aoi_display_offset aoi_d;
1105 __u32 pix_fmt;
1106 void __user *buf = (void __user *)arg;
1107
1108 if (!arg)
1109 return -EINVAL;
1110 switch (cmd) {
1111 case MFB_SET_PIXFMT_OLD:
1112 dev_warn(info->dev,
1113 "MFB_SET_PIXFMT value of 0x%08x is deprecated.\n",
1114 MFB_SET_PIXFMT_OLD);
1115 case MFB_SET_PIXFMT:
1116 if (copy_from_user(&pix_fmt, buf, sizeof(pix_fmt)))
1117 return -EFAULT;
1118 ad->pix_fmt = pix_fmt;
1119 break;
1120 case MFB_GET_PIXFMT_OLD:
1121 dev_warn(info->dev,
1122 "MFB_GET_PIXFMT value of 0x%08x is deprecated.\n",
1123 MFB_GET_PIXFMT_OLD);
1124 case MFB_GET_PIXFMT:
1125 pix_fmt = ad->pix_fmt;
1126 if (copy_to_user(buf, &pix_fmt, sizeof(pix_fmt)))
1127 return -EFAULT;
1128 break;
1129 case MFB_SET_AOID:
1130 if (copy_from_user(&aoi_d, buf, sizeof(aoi_d)))
1131 return -EFAULT;
1132 mfbi->x_aoi_d = aoi_d.x_aoi_d;
1133 mfbi->y_aoi_d = aoi_d.y_aoi_d;
1134 fsl_diu_check_var(&info->var, info);
1135 fsl_diu_set_aoi(info);
1136 break;
1137 case MFB_GET_AOID:
1138 aoi_d.x_aoi_d = mfbi->x_aoi_d;
1139 aoi_d.y_aoi_d = mfbi->y_aoi_d;
1140 if (copy_to_user(buf, &aoi_d, sizeof(aoi_d)))
1141 return -EFAULT;
1142 break;
1143 case MFB_GET_ALPHA:
1144 global_alpha = mfbi->g_alpha;
1145 if (copy_to_user(buf, &global_alpha, sizeof(global_alpha)))
1146 return -EFAULT;
1147 break;
1148 case MFB_SET_ALPHA:
1149 /* set panel information */
1150 if (copy_from_user(&global_alpha, buf, sizeof(global_alpha)))
1151 return -EFAULT;
1152 ad->src_size_g_alpha = (ad->src_size_g_alpha & (~0xff)) |
1153 (global_alpha & 0xff);
1154 mfbi->g_alpha = global_alpha;
1155 break;
1156 case MFB_SET_CHROMA_KEY:
1157 /* set panel winformation */
1158 if (copy_from_user(&ck, buf, sizeof(ck)))
1159 return -EFAULT;
1160
1161 if (ck.enable &&
1162 (ck.red_max < ck.red_min ||
1163 ck.green_max < ck.green_min ||
1164 ck.blue_max < ck.blue_min))
1165 return -EINVAL;
1166
1167 if (!ck.enable) {
1168 ad->ckmax_r = 0;
1169 ad->ckmax_g = 0;
1170 ad->ckmax_b = 0;
1171 ad->ckmin_r = 255;
1172 ad->ckmin_g = 255;
1173 ad->ckmin_b = 255;
1174 } else {
1175 ad->ckmax_r = ck.red_max;
1176 ad->ckmax_g = ck.green_max;
1177 ad->ckmax_b = ck.blue_max;
1178 ad->ckmin_r = ck.red_min;
1179 ad->ckmin_g = ck.green_min;
1180 ad->ckmin_b = ck.blue_min;
1181 }
1182 break;
1183 default:
1184 dev_err(info->dev, "unknown ioctl command (0x%08X)\n", cmd);
1185 return -ENOIOCTLCMD;
1186 }
1187
1188 return 0;
1189 }
1190
1191 /* turn on fb if count == 1
1192 */
1193 static int fsl_diu_open(struct fb_info *info, int user)
1194 {
1195 struct mfb_info *mfbi = info->par;
1196 int res = 0;
1197
1198 /* free boot splash memory on first /dev/fb0 open */
1199 if ((mfbi->index == PLANE0) && diu_ops.release_bootmem)
1200 diu_ops.release_bootmem();
1201
1202 spin_lock(&diu_lock);
1203 mfbi->count++;
1204 if (mfbi->count == 1) {
1205 fsl_diu_check_var(&info->var, info);
1206 res = fsl_diu_set_par(info);
1207 if (res < 0)
1208 mfbi->count--;
1209 else
1210 fsl_diu_enable_panel(info);
1211 }
1212
1213 spin_unlock(&diu_lock);
1214 return res;
1215 }
1216
1217 /* turn off fb if count == 0
1218 */
1219 static int fsl_diu_release(struct fb_info *info, int user)
1220 {
1221 struct mfb_info *mfbi = info->par;
1222 int res = 0;
1223
1224 spin_lock(&diu_lock);
1225 mfbi->count--;
1226 if (mfbi->count == 0)
1227 fsl_diu_disable_panel(info);
1228
1229 spin_unlock(&diu_lock);
1230 return res;
1231 }
1232
1233 static struct fb_ops fsl_diu_ops = {
1234 .owner = THIS_MODULE,
1235 .fb_check_var = fsl_diu_check_var,
1236 .fb_set_par = fsl_diu_set_par,
1237 .fb_setcolreg = fsl_diu_setcolreg,
1238 .fb_pan_display = fsl_diu_pan_display,
1239 .fb_fillrect = cfb_fillrect,
1240 .fb_copyarea = cfb_copyarea,
1241 .fb_imageblit = cfb_imageblit,
1242 .fb_ioctl = fsl_diu_ioctl,
1243 .fb_open = fsl_diu_open,
1244 .fb_release = fsl_diu_release,
1245 };
1246
1247 static int __devinit install_fb(struct fb_info *info)
1248 {
1249 int rc;
1250 struct mfb_info *mfbi = info->par;
1251 const char *aoi_mode, *init_aoi_mode = "320x240";
1252 struct fb_videomode *db = fsl_diu_mode_db;
1253 unsigned int dbsize = ARRAY_SIZE(fsl_diu_mode_db);
1254 int has_default_mode = 1;
1255
1256 info->var.activate = FB_ACTIVATE_NOW;
1257 info->fbops = &fsl_diu_ops;
1258 info->flags = FBINFO_DEFAULT | FBINFO_VIRTFB | FBINFO_PARTIAL_PAN_OK |
1259 FBINFO_READS_FAST;
1260 info->pseudo_palette = mfbi->pseudo_palette;
1261
1262 rc = fb_alloc_cmap(&info->cmap, 16, 0);
1263 if (rc)
1264 return rc;
1265
1266 if (mfbi->index == PLANE0) {
1267 if (mfbi->edid_data) {
1268 /* Now build modedb from EDID */
1269 fb_edid_to_monspecs(mfbi->edid_data, &info->monspecs);
1270 fb_videomode_to_modelist(info->monspecs.modedb,
1271 info->monspecs.modedb_len,
1272 &info->modelist);
1273 db = info->monspecs.modedb;
1274 dbsize = info->monspecs.modedb_len;
1275 }
1276 aoi_mode = fb_mode;
1277 } else {
1278 aoi_mode = init_aoi_mode;
1279 }
1280 rc = fb_find_mode(&info->var, info, aoi_mode, db, dbsize, NULL,
1281 default_bpp);
1282 if (!rc) {
1283 /*
1284 * For plane 0 we continue and look into
1285 * driver's internal modedb.
1286 */
1287 if ((mfbi->index == PLANE0) && mfbi->edid_data)
1288 has_default_mode = 0;
1289 else
1290 return -EINVAL;
1291 }
1292
1293 if (!has_default_mode) {
1294 rc = fb_find_mode(&info->var, info, aoi_mode, fsl_diu_mode_db,
1295 ARRAY_SIZE(fsl_diu_mode_db), NULL, default_bpp);
1296 if (rc)
1297 has_default_mode = 1;
1298 }
1299
1300 /* Still not found, use preferred mode from database if any */
1301 if (!has_default_mode && info->monspecs.modedb) {
1302 struct fb_monspecs *specs = &info->monspecs;
1303 struct fb_videomode *modedb = &specs->modedb[0];
1304
1305 /*
1306 * Get preferred timing. If not found,
1307 * first mode in database will be used.
1308 */
1309 if (specs->misc & FB_MISC_1ST_DETAIL) {
1310 int i;
1311
1312 for (i = 0; i < specs->modedb_len; i++) {
1313 if (specs->modedb[i].flag & FB_MODE_IS_FIRST) {
1314 modedb = &specs->modedb[i];
1315 break;
1316 }
1317 }
1318 }
1319
1320 info->var.bits_per_pixel = default_bpp;
1321 fb_videomode_to_var(&info->var, modedb);
1322 }
1323
1324 if (fsl_diu_check_var(&info->var, info)) {
1325 dev_err(info->dev, "fsl_diu_check_var failed\n");
1326 unmap_video_memory(info);
1327 fb_dealloc_cmap(&info->cmap);
1328 return -EINVAL;
1329 }
1330
1331 if (register_framebuffer(info) < 0) {
1332 dev_err(info->dev, "register_framebuffer failed\n");
1333 unmap_video_memory(info);
1334 fb_dealloc_cmap(&info->cmap);
1335 return -EINVAL;
1336 }
1337
1338 mfbi->registered = 1;
1339 dev_info(info->dev, "%s registered successfully\n", mfbi->id);
1340
1341 return 0;
1342 }
1343
1344 static void uninstall_fb(struct fb_info *info)
1345 {
1346 struct mfb_info *mfbi = info->par;
1347
1348 if (!mfbi->registered)
1349 return;
1350
1351 if (mfbi->index == PLANE0)
1352 kfree(mfbi->edid_data);
1353
1354 unregister_framebuffer(info);
1355 unmap_video_memory(info);
1356 if (&info->cmap)
1357 fb_dealloc_cmap(&info->cmap);
1358
1359 mfbi->registered = 0;
1360 }
1361
1362 static irqreturn_t fsl_diu_isr(int irq, void *dev_id)
1363 {
1364 struct diu __iomem *hw = dev_id;
1365 unsigned int status = in_be32(&hw->int_status);
1366
1367 if (status) {
1368 /* This is the workaround for underrun */
1369 if (status & INT_UNDRUN) {
1370 out_be32(&hw->diu_mode, 0);
1371 udelay(1);
1372 out_be32(&hw->diu_mode, 1);
1373 }
1374 #if defined(CONFIG_NOT_COHERENT_CACHE)
1375 else if (status & INT_VSYNC) {
1376 unsigned int i;
1377
1378 for (i = 0; i < coherence_data_size;
1379 i += d_cache_line_size)
1380 __asm__ __volatile__ (
1381 "dcbz 0, %[input]"
1382 ::[input]"r"(&coherence_data[i]));
1383 }
1384 #endif
1385 return IRQ_HANDLED;
1386 }
1387 return IRQ_NONE;
1388 }
1389
1390 static int request_irq_local(struct fsl_diu_data *data)
1391 {
1392 struct diu __iomem *hw = data->diu_reg;
1393 u32 ints;
1394 int ret;
1395
1396 /* Read to clear the status */
1397 in_be32(&hw->int_status);
1398
1399 ret = request_irq(data->irq, fsl_diu_isr, 0, "fsl-diu-fb", hw);
1400 if (!ret) {
1401 ints = INT_PARERR | INT_LS_BF_VS;
1402 #if !defined(CONFIG_NOT_COHERENT_CACHE)
1403 ints |= INT_VSYNC;
1404 #endif
1405
1406 /* Read to clear the status */
1407 in_be32(&hw->int_status);
1408 out_be32(&hw->int_mask, ints);
1409 }
1410
1411 return ret;
1412 }
1413
1414 static void free_irq_local(struct fsl_diu_data *data)
1415 {
1416 struct diu __iomem *hw = data->diu_reg;
1417
1418 /* Disable all LCDC interrupt */
1419 out_be32(&hw->int_mask, 0x1f);
1420
1421 free_irq(data->irq, NULL);
1422 }
1423
1424 #ifdef CONFIG_PM
1425 /*
1426 * Power management hooks. Note that we won't be called from IRQ context,
1427 * unlike the blank functions above, so we may sleep.
1428 */
1429 static int fsl_diu_suspend(struct platform_device *ofdev, pm_message_t state)
1430 {
1431 struct fsl_diu_data *data;
1432
1433 data = dev_get_drvdata(&ofdev->dev);
1434 disable_lcdc(data->fsl_diu_info);
1435
1436 return 0;
1437 }
1438
1439 static int fsl_diu_resume(struct platform_device *ofdev)
1440 {
1441 struct fsl_diu_data *data;
1442
1443 data = dev_get_drvdata(&ofdev->dev);
1444 enable_lcdc(data->fsl_diu_info);
1445
1446 return 0;
1447 }
1448
1449 #else
1450 #define fsl_diu_suspend NULL
1451 #define fsl_diu_resume NULL
1452 #endif /* CONFIG_PM */
1453
1454 static ssize_t store_monitor(struct device *device,
1455 struct device_attribute *attr, const char *buf, size_t count)
1456 {
1457 enum fsl_diu_monitor_port old_monitor_port;
1458 struct fsl_diu_data *data =
1459 container_of(attr, struct fsl_diu_data, dev_attr);
1460
1461 old_monitor_port = data->monitor_port;
1462 data->monitor_port = fsl_diu_name_to_port(buf);
1463
1464 if (old_monitor_port != data->monitor_port) {
1465 /* All AOIs need adjust pixel format
1466 * fsl_diu_set_par only change the pixsel format here
1467 * unlikely to fail. */
1468 unsigned int i;
1469
1470 for (i=0; i < NUM_AOIS; i++)
1471 fsl_diu_set_par(&data->fsl_diu_info[i]);
1472 }
1473 return count;
1474 }
1475
1476 static ssize_t show_monitor(struct device *device,
1477 struct device_attribute *attr, char *buf)
1478 {
1479 struct fsl_diu_data *data =
1480 container_of(attr, struct fsl_diu_data, dev_attr);
1481
1482 switch (data->monitor_port) {
1483 case FSL_DIU_PORT_DVI:
1484 return sprintf(buf, "DVI\n");
1485 case FSL_DIU_PORT_LVDS:
1486 return sprintf(buf, "Single-link LVDS\n");
1487 case FSL_DIU_PORT_DLVDS:
1488 return sprintf(buf, "Dual-link LVDS\n");
1489 }
1490
1491 return 0;
1492 }
1493
1494 static int __devinit fsl_diu_probe(struct platform_device *pdev)
1495 {
1496 struct device_node *np = pdev->dev.of_node;
1497 struct mfb_info *mfbi;
1498 struct fsl_diu_data *data;
1499 int diu_mode;
1500 dma_addr_t dma_addr; /* DMA addr of fsl_diu_data struct */
1501 unsigned int i;
1502 int ret;
1503
1504 data = dma_alloc_coherent(&pdev->dev, sizeof(struct fsl_diu_data),
1505 &dma_addr, GFP_DMA | __GFP_ZERO);
1506 if (!data)
1507 return -ENOMEM;
1508 data->dma_addr = dma_addr;
1509
1510 /*
1511 * dma_alloc_coherent() uses a page allocator, so the address is
1512 * always page-aligned. We need the memory to be 32-byte aligned,
1513 * so that's good. However, if one day the allocator changes, we
1514 * need to catch that. It's not worth the effort to handle unaligned
1515 * alloctions now because it's highly unlikely to ever be a problem.
1516 */
1517 if ((unsigned long)data & 31) {
1518 dev_err(&pdev->dev, "misaligned allocation");
1519 ret = -ENOMEM;
1520 goto error;
1521 }
1522
1523 spin_lock_init(&data->reg_lock);
1524
1525 for (i = 0; i < NUM_AOIS; i++) {
1526 struct fb_info *info = &data->fsl_diu_info[i];
1527
1528 info->device = &pdev->dev;
1529 info->par = &data->mfb[i];
1530
1531 /*
1532 * We store the physical address of the AD in the reserved
1533 * 'paddr' field of the AD itself.
1534 */
1535 data->ad[i].paddr = DMA_ADDR(data, ad[i]);
1536
1537 info->fix.smem_start = 0;
1538
1539 /* Initialize the AOI data structure */
1540 mfbi = info->par;
1541 memcpy(mfbi, &mfb_template[i], sizeof(struct mfb_info));
1542 mfbi->parent = data;
1543 mfbi->ad = &data->ad[i];
1544
1545 if (mfbi->index == PLANE0) {
1546 const u8 *prop;
1547 int len;
1548
1549 /* Get EDID */
1550 prop = of_get_property(np, "edid", &len);
1551 if (prop && len == EDID_LENGTH)
1552 mfbi->edid_data = kmemdup(prop, EDID_LENGTH,
1553 GFP_KERNEL);
1554 }
1555 }
1556
1557 data->diu_reg = of_iomap(np, 0);
1558 if (!data->diu_reg) {
1559 dev_err(&pdev->dev, "cannot map DIU registers\n");
1560 ret = -EFAULT;
1561 goto error;
1562 }
1563
1564 diu_mode = in_be32(&data->diu_reg->diu_mode);
1565 if (diu_mode == MFB_MODE0)
1566 out_be32(&data->diu_reg->diu_mode, 0); /* disable DIU */
1567
1568 /* Get the IRQ of the DIU */
1569 data->irq = irq_of_parse_and_map(np, 0);
1570
1571 if (!data->irq) {
1572 dev_err(&pdev->dev, "could not get DIU IRQ\n");
1573 ret = -EINVAL;
1574 goto error;
1575 }
1576 data->monitor_port = monitor_port;
1577
1578 /* Initialize the dummy Area Descriptor */
1579 data->dummy_ad.addr = cpu_to_le32(DMA_ADDR(data, dummy_aoi));
1580 data->dummy_ad.pix_fmt = 0x88882317;
1581 data->dummy_ad.src_size_g_alpha = cpu_to_le32((4 << 12) | 4);
1582 data->dummy_ad.aoi_size = cpu_to_le32((4 << 16) | 2);
1583 data->dummy_ad.offset_xyi = 0;
1584 data->dummy_ad.offset_xyd = 0;
1585 data->dummy_ad.next_ad = 0;
1586 data->dummy_ad.paddr = DMA_ADDR(data, dummy_ad);
1587
1588 /*
1589 * Let DIU display splash screen if it was pre-initialized
1590 * by the bootloader, set dummy area descriptor otherwise.
1591 */
1592 if (diu_mode == MFB_MODE0)
1593 out_be32(&data->diu_reg->desc[0], data->dummy_ad.paddr);
1594
1595 out_be32(&data->diu_reg->desc[1], data->dummy_ad.paddr);
1596 out_be32(&data->diu_reg->desc[2], data->dummy_ad.paddr);
1597
1598 for (i = 0; i < NUM_AOIS; i++) {
1599 ret = install_fb(&data->fsl_diu_info[i]);
1600 if (ret) {
1601 dev_err(&pdev->dev, "could not register fb %d\n", i);
1602 goto error;
1603 }
1604 }
1605
1606 if (request_irq_local(data)) {
1607 dev_err(&pdev->dev, "could not claim irq\n");
1608 goto error;
1609 }
1610
1611 sysfs_attr_init(&data->dev_attr.attr);
1612 data->dev_attr.attr.name = "monitor";
1613 data->dev_attr.attr.mode = S_IRUGO|S_IWUSR;
1614 data->dev_attr.show = show_monitor;
1615 data->dev_attr.store = store_monitor;
1616 ret = device_create_file(&pdev->dev, &data->dev_attr);
1617 if (ret) {
1618 dev_err(&pdev->dev, "could not create sysfs file %s\n",
1619 data->dev_attr.attr.name);
1620 }
1621
1622 dev_set_drvdata(&pdev->dev, data);
1623 return 0;
1624
1625 error:
1626 for (i = 0; i < NUM_AOIS; i++)
1627 uninstall_fb(&data->fsl_diu_info[i]);
1628
1629 iounmap(data->diu_reg);
1630
1631 dma_free_coherent(&pdev->dev, sizeof(struct fsl_diu_data), data,
1632 data->dma_addr);
1633
1634 return ret;
1635 }
1636
1637 static int fsl_diu_remove(struct platform_device *pdev)
1638 {
1639 struct fsl_diu_data *data;
1640 int i;
1641
1642 data = dev_get_drvdata(&pdev->dev);
1643 disable_lcdc(&data->fsl_diu_info[0]);
1644 free_irq_local(data);
1645
1646 for (i = 0; i < NUM_AOIS; i++)
1647 uninstall_fb(&data->fsl_diu_info[i]);
1648
1649 iounmap(data->diu_reg);
1650
1651 dma_free_coherent(&pdev->dev, sizeof(struct fsl_diu_data), data,
1652 data->dma_addr);
1653
1654 return 0;
1655 }
1656
1657 #ifndef MODULE
1658 static int __init fsl_diu_setup(char *options)
1659 {
1660 char *opt;
1661 unsigned long val;
1662
1663 if (!options || !*options)
1664 return 0;
1665
1666 while ((opt = strsep(&options, ",")) != NULL) {
1667 if (!*opt)
1668 continue;
1669 if (!strncmp(opt, "monitor=", 8)) {
1670 monitor_port = fsl_diu_name_to_port(opt + 8);
1671 } else if (!strncmp(opt, "bpp=", 4)) {
1672 if (!strict_strtoul(opt + 4, 10, &val))
1673 default_bpp = val;
1674 } else
1675 fb_mode = opt;
1676 }
1677
1678 return 0;
1679 }
1680 #endif
1681
1682 static struct of_device_id fsl_diu_match[] = {
1683 #ifdef CONFIG_PPC_MPC512x
1684 {
1685 .compatible = "fsl,mpc5121-diu",
1686 },
1687 #endif
1688 {
1689 .compatible = "fsl,diu",
1690 },
1691 {}
1692 };
1693 MODULE_DEVICE_TABLE(of, fsl_diu_match);
1694
1695 static struct platform_driver fsl_diu_driver = {
1696 .driver = {
1697 .name = "fsl-diu-fb",
1698 .owner = THIS_MODULE,
1699 .of_match_table = fsl_diu_match,
1700 },
1701 .probe = fsl_diu_probe,
1702 .remove = fsl_diu_remove,
1703 .suspend = fsl_diu_suspend,
1704 .resume = fsl_diu_resume,
1705 };
1706
1707 static int __init fsl_diu_init(void)
1708 {
1709 #ifdef CONFIG_NOT_COHERENT_CACHE
1710 struct device_node *np;
1711 const u32 *prop;
1712 #endif
1713 int ret;
1714 #ifndef MODULE
1715 char *option;
1716
1717 /*
1718 * For kernel boot options (in 'video=xxxfb:<options>' format)
1719 */
1720 if (fb_get_options("fslfb", &option))
1721 return -ENODEV;
1722 fsl_diu_setup(option);
1723 #else
1724 monitor_port = fsl_diu_name_to_port(monitor_string);
1725 #endif
1726 pr_info("Freescale Display Interface Unit (DIU) framebuffer driver\n");
1727
1728 #ifdef CONFIG_NOT_COHERENT_CACHE
1729 np = of_find_node_by_type(NULL, "cpu");
1730 if (!np) {
1731 pr_err("fsl-diu-fb: can't find 'cpu' device node\n");
1732 return -ENODEV;
1733 }
1734
1735 prop = of_get_property(np, "d-cache-size", NULL);
1736 if (prop == NULL) {
1737 pr_err("fsl-diu-fb: missing 'd-cache-size' property' "
1738 "in 'cpu' node\n");
1739 of_node_put(np);
1740 return -ENODEV;
1741 }
1742
1743 /*
1744 * Freescale PLRU requires 13/8 times the cache size to do a proper
1745 * displacement flush
1746 */
1747 coherence_data_size = be32_to_cpup(prop) * 13;
1748 coherence_data_size /= 8;
1749
1750 prop = of_get_property(np, "d-cache-line-size", NULL);
1751 if (prop == NULL) {
1752 pr_err("fsl-diu-fb: missing 'd-cache-line-size' property' "
1753 "in 'cpu' node\n");
1754 of_node_put(np);
1755 return -ENODEV;
1756 }
1757 d_cache_line_size = be32_to_cpup(prop);
1758
1759 of_node_put(np);
1760 coherence_data = vmalloc(coherence_data_size);
1761 if (!coherence_data)
1762 return -ENOMEM;
1763 #endif
1764
1765 ret = platform_driver_register(&fsl_diu_driver);
1766 if (ret) {
1767 pr_err("fsl-diu-fb: failed to register platform driver\n");
1768 #if defined(CONFIG_NOT_COHERENT_CACHE)
1769 vfree(coherence_data);
1770 #endif
1771 }
1772 return ret;
1773 }
1774
1775 static void __exit fsl_diu_exit(void)
1776 {
1777 platform_driver_unregister(&fsl_diu_driver);
1778 #if defined(CONFIG_NOT_COHERENT_CACHE)
1779 vfree(coherence_data);
1780 #endif
1781 }
1782
1783 module_init(fsl_diu_init);
1784 module_exit(fsl_diu_exit);
1785
1786 MODULE_AUTHOR("York Sun <yorksun@freescale.com>");
1787 MODULE_DESCRIPTION("Freescale DIU framebuffer driver");
1788 MODULE_LICENSE("GPL");
1789
1790 module_param_named(mode, fb_mode, charp, 0);
1791 MODULE_PARM_DESC(mode,
1792 "Specify resolution as \"<xres>x<yres>[-<bpp>][@<refresh>]\" ");
1793 module_param_named(bpp, default_bpp, ulong, 0);
1794 MODULE_PARM_DESC(bpp, "Specify bit-per-pixel if not specified in 'mode'");
1795 module_param_named(monitor, monitor_string, charp, 0);
1796 MODULE_PARM_DESC(monitor, "Specify the monitor port "
1797 "(\"dvi\", \"lvds\", or \"dlvds\") if supported by the platform");
1798