Extend pt_chown to drop privileges.
[glibc.git] / sysdeps / powerpc / sysdep.h
blob43edeb71eb5a172539bda6a022027fa18462fd4c
1 /* Copyright (C) 1999, 2001, 2002, 2006 Free Software Foundation, Inc.
2 This file is part of the GNU C Library.
4 The GNU C Library is free software; you can redistribute it and/or
5 modify it under the terms of the GNU Lesser General Public
6 License as published by the Free Software Foundation; either
7 version 2.1 of the License, or (at your option) any later version.
9 The GNU C Library is distributed in the hope that it will be useful,
10 but WITHOUT ANY WARRANTY; without even the implied warranty of
11 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
12 Lesser General Public License for more details.
14 You should have received a copy of the GNU Lesser General Public
15 License along with the GNU C Library; if not, write to the Free
16 Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
17 02111-1307 USA. */
19 /*
20 * Powerpc Feature masks for the Aux Vector Hardware Capabilities (AT_HWCAP).
21 * This entry is copied to _dl_hwcap or rtld_global._dl_hwcap during startup.
22 * The following must match the kernels linux/asm/cputable.h.
24 #define PPC_FEATURE_32 0x80000000 /* 32-bit mode. */
25 #define PPC_FEATURE_64 0x40000000 /* 64-bit mode. */
26 #define PPC_FEATURE_601_INSTR 0x20000000 /* 601 chip, Old POWER ISA. */
27 #define PPC_FEATURE_HAS_ALTIVEC 0x10000000 /* SIMD/Vector Unit. */
28 #define PPC_FEATURE_HAS_FPU 0x08000000 /* Floating Point Unit. */
29 #define PPC_FEATURE_HAS_MMU 0x04000000 /* Memory Management Unit. */
30 #define PPC_FEATURE_HAS_4xxMAC 0x02000000 /* 4xx Multiply Accumulator. */
31 #define PPC_FEATURE_UNIFIED_CACHE 0x01000000 /* Unified I/D cache. */
32 #define PPC_FEATURE_HAS_SPE 0x00800000 /* Signal Processing ext. */
33 #define PPC_FEATURE_HAS_EFP_SINGLE 0x00400000 /* SPE Float. */
34 #define PPC_FEATURE_HAS_EFP_DOUBLE 0x00200000 /* SPE Double. */
35 #define PPC_FEATURE_NO_TB 0x00100000 /* 601/403gx have no timebase */
36 #define PPC_FEATURE_POWER4 0x00080000 /* POWER4 ISA 2.00 */
37 #define PPC_FEATURE_POWER5 0x00040000 /* POWER5 ISA 2.02 */
38 #define PPC_FEATURE_POWER5_PLUS 0x00020000 /* POWER5+ ISA 2.03 */
39 #define PPC_FEATURE_CELL_BE 0x00010000 /* CELL Broadband Engine */
40 #define PPC_FEATURE_BOOKE 0x00008000
41 #define PPC_FEATURE_SMT 0x00004000 /* Simultaneous Multi-Threading */
42 #define PPC_FEATURE_ICACHE_SNOOP 0x00002000
43 #define PPC_FEATURE_ARCH_2_05 0x00001000 /* ISA 2.05 */
44 #define PPC_FEATURE_PA6T 0x00000800 /* PA Semi 6T Core */
45 #define PPC_FEATURE_HAS_DFP 0x00000400 /* Decimal FP Unit */
46 #define PPC_FEATURE_POWER6_EXT 0x00000200 /* P6 + mffgpr/mftgpr */
47 #define PPC_FEATURE_HAS_VSX 0x00000100 /* P7 Vector Extension. */
48 #define PPC_FEATURE_ARCH_2_06 0x00000080 /* ISA 2.06 */
49 #define PPC_FEATURE_970 (PPC_FEATURE_POWER4 + PPC_FEATURE_HAS_ALTIVEC)
51 #ifdef __ASSEMBLER__
53 /* Symbolic names for the registers. The only portable way to write asm
54 code is to use number but this produces really unreadable code.
55 Therefore these symbolic names. */
57 /* Integer registers. */
58 #define r0 0
59 #define r1 1
60 #define r2 2
61 #define r3 3
62 #define r4 4
63 #define r5 5
64 #define r6 6
65 #define r7 7
66 #define r8 8
67 #define r9 9
68 #define r10 10
69 #define r11 11
70 #define r12 12
71 #define r13 13
72 #define r14 14
73 #define r15 15
74 #define r16 16
75 #define r17 17
76 #define r18 18
77 #define r19 19
78 #define r20 20
79 #define r21 21
80 #define r22 22
81 #define r23 23
82 #define r24 24
83 #define r25 25
84 #define r26 26
85 #define r27 27
86 #define r28 28
87 #define r29 29
88 #define r30 30
89 #define r31 31
91 /* Floating-point registers. */
92 #define fp0 0
93 #define fp1 1
94 #define fp2 2
95 #define fp3 3
96 #define fp4 4
97 #define fp5 5
98 #define fp6 6
99 #define fp7 7
100 #define fp8 8
101 #define fp9 9
102 #define fp10 10
103 #define fp11 11
104 #define fp12 12
105 #define fp13 13
106 #define fp14 14
107 #define fp15 15
108 #define fp16 16
109 #define fp17 17
110 #define fp18 18
111 #define fp19 19
112 #define fp20 20
113 #define fp21 21
114 #define fp22 22
115 #define fp23 23
116 #define fp24 24
117 #define fp25 25
118 #define fp26 26
119 #define fp27 27
120 #define fp28 28
121 #define fp29 29
122 #define fp30 30
123 #define fp31 31
125 /* Condition code registers. */
126 #define cr0 0
127 #define cr1 1
128 #define cr2 2
129 #define cr3 3
130 #define cr4 4
131 #define cr5 5
132 #define cr6 6
133 #define cr7 7
135 /* Vector registers. */
136 #define v0 0
137 #define v1 1
138 #define v2 2
139 #define v3 3
140 #define v4 4
141 #define v5 5
142 #define v6 6
143 #define v7 7
144 #define v8 8
145 #define v9 9
146 #define v10 10
147 #define v11 11
148 #define v12 12
149 #define v13 13
150 #define v14 14
151 #define v15 15
152 #define v16 16
153 #define v17 17
154 #define v18 18
155 #define v19 19
156 #define v20 20
157 #define v21 21
158 #define v22 22
159 #define v23 23
160 #define v24 24
161 #define v25 25
162 #define v26 26
163 #define v27 27
164 #define v28 28
165 #define v29 29
166 #define v30 30
167 #define v31 31
169 #define VRSAVE 256
172 #ifdef __ELF__
174 /* This seems to always be the case on PPC. */
175 #define ALIGNARG(log2) log2
176 /* For ELF we need the `.type' directive to make shared libs work right. */
177 #define ASM_TYPE_DIRECTIVE(name,typearg) .type name,typearg;
178 #define ASM_SIZE_DIRECTIVE(name) .size name,.-name
180 #endif /* __ELF__ */
181 #endif /* __ASSEMBLER__ */