2 * Copyright (c) 2002-2005 Sam Leffler, Errno Consulting
3 * Copyright (c) 2004-2005 Atheros Communications, Inc.
4 * Copyright (c) 2006 Devicescape Software, Inc.
5 * Copyright (c) 2007 Jiri Slaby <jirislaby@gmail.com>
6 * Copyright (c) 2007 Luis R. Rodriguez <mcgrof@winlab.rutgers.edu>
10 * Redistribution and use in source and binary forms, with or without
11 * modification, are permitted provided that the following conditions
13 * 1. Redistributions of source code must retain the above copyright
14 * notice, this list of conditions and the following disclaimer,
15 * without modification.
16 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
17 * similar to the "NO WARRANTY" disclaimer below ("Disclaimer") and any
18 * redistribution must be conditioned upon including a substantially
19 * similar Disclaimer requirement for further binary redistribution.
20 * 3. Neither the names of the above-listed copyright holders nor the names
21 * of any contributors may be used to endorse or promote products derived
22 * from this software without specific prior written permission.
24 * Alternatively, this software may be distributed under the terms of the
25 * GNU General Public License ("GPL") version 2 as published by the Free
26 * Software Foundation.
29 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
30 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
31 * LIMITED TO, THE IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTIBILITY
32 * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL
33 * THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY,
34 * OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
35 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
36 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
37 * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
38 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
39 * THE POSSIBILITY OF SUCH DAMAGES.
43 #include <linux/module.h>
44 #include <linux/delay.h>
45 #include <linux/hardirq.h>
48 #include <linux/netdevice.h>
49 #include <linux/cache.h>
50 #include <linux/pci.h>
51 #include <linux/ethtool.h>
52 #include <linux/uaccess.h>
54 #include <net/ieee80211_radiotap.h>
56 #include <asm/unaligned.h>
62 static int ath5k_calinterval
= 10; /* Calibrate PHY every 10 secs (TODO: Fixme) */
63 static int modparam_nohwcrypt
;
64 module_param_named(nohwcrypt
, modparam_nohwcrypt
, int, 0444);
65 MODULE_PARM_DESC(nohwcrypt
, "Disable hardware encryption.");
73 MODULE_AUTHOR("Jiri Slaby");
74 MODULE_AUTHOR("Nick Kossifidis");
75 MODULE_DESCRIPTION("Support for 5xxx series of Atheros 802.11 wireless LAN cards.");
76 MODULE_SUPPORTED_DEVICE("Atheros 5xxx WLAN cards");
77 MODULE_LICENSE("Dual BSD/GPL");
78 MODULE_VERSION("0.6.0 (EXPERIMENTAL)");
82 static const struct pci_device_id ath5k_pci_id_table
[] = {
83 { PCI_VDEVICE(ATHEROS
, 0x0207), .driver_data
= AR5K_AR5210
}, /* 5210 early */
84 { PCI_VDEVICE(ATHEROS
, 0x0007), .driver_data
= AR5K_AR5210
}, /* 5210 */
85 { PCI_VDEVICE(ATHEROS
, 0x0011), .driver_data
= AR5K_AR5211
}, /* 5311 - this is on AHB bus !*/
86 { PCI_VDEVICE(ATHEROS
, 0x0012), .driver_data
= AR5K_AR5211
}, /* 5211 */
87 { PCI_VDEVICE(ATHEROS
, 0x0013), .driver_data
= AR5K_AR5212
}, /* 5212 */
88 { PCI_VDEVICE(3COM_2
, 0x0013), .driver_data
= AR5K_AR5212
}, /* 3com 5212 */
89 { PCI_VDEVICE(3COM
, 0x0013), .driver_data
= AR5K_AR5212
}, /* 3com 3CRDAG675 5212 */
90 { PCI_VDEVICE(ATHEROS
, 0x1014), .driver_data
= AR5K_AR5212
}, /* IBM minipci 5212 */
91 { PCI_VDEVICE(ATHEROS
, 0x0014), .driver_data
= AR5K_AR5212
}, /* 5212 combatible */
92 { PCI_VDEVICE(ATHEROS
, 0x0015), .driver_data
= AR5K_AR5212
}, /* 5212 combatible */
93 { PCI_VDEVICE(ATHEROS
, 0x0016), .driver_data
= AR5K_AR5212
}, /* 5212 combatible */
94 { PCI_VDEVICE(ATHEROS
, 0x0017), .driver_data
= AR5K_AR5212
}, /* 5212 combatible */
95 { PCI_VDEVICE(ATHEROS
, 0x0018), .driver_data
= AR5K_AR5212
}, /* 5212 combatible */
96 { PCI_VDEVICE(ATHEROS
, 0x0019), .driver_data
= AR5K_AR5212
}, /* 5212 combatible */
97 { PCI_VDEVICE(ATHEROS
, 0x001a), .driver_data
= AR5K_AR5212
}, /* 2413 Griffin-lite */
98 { PCI_VDEVICE(ATHEROS
, 0x001b), .driver_data
= AR5K_AR5212
}, /* 5413 Eagle */
99 { PCI_VDEVICE(ATHEROS
, 0x001c), .driver_data
= AR5K_AR5212
}, /* PCI-E cards */
100 { PCI_VDEVICE(ATHEROS
, 0x001d), .driver_data
= AR5K_AR5212
}, /* 2417 Nala */
103 MODULE_DEVICE_TABLE(pci
, ath5k_pci_id_table
);
106 static const struct ath5k_srev_name srev_names
[] = {
107 { "5210", AR5K_VERSION_MAC
, AR5K_SREV_AR5210
},
108 { "5311", AR5K_VERSION_MAC
, AR5K_SREV_AR5311
},
109 { "5311A", AR5K_VERSION_MAC
, AR5K_SREV_AR5311A
},
110 { "5311B", AR5K_VERSION_MAC
, AR5K_SREV_AR5311B
},
111 { "5211", AR5K_VERSION_MAC
, AR5K_SREV_AR5211
},
112 { "5212", AR5K_VERSION_MAC
, AR5K_SREV_AR5212
},
113 { "5213", AR5K_VERSION_MAC
, AR5K_SREV_AR5213
},
114 { "5213A", AR5K_VERSION_MAC
, AR5K_SREV_AR5213A
},
115 { "2413", AR5K_VERSION_MAC
, AR5K_SREV_AR2413
},
116 { "2414", AR5K_VERSION_MAC
, AR5K_SREV_AR2414
},
117 { "5424", AR5K_VERSION_MAC
, AR5K_SREV_AR5424
},
118 { "5413", AR5K_VERSION_MAC
, AR5K_SREV_AR5413
},
119 { "5414", AR5K_VERSION_MAC
, AR5K_SREV_AR5414
},
120 { "2415", AR5K_VERSION_MAC
, AR5K_SREV_AR2415
},
121 { "5416", AR5K_VERSION_MAC
, AR5K_SREV_AR5416
},
122 { "5418", AR5K_VERSION_MAC
, AR5K_SREV_AR5418
},
123 { "2425", AR5K_VERSION_MAC
, AR5K_SREV_AR2425
},
124 { "2417", AR5K_VERSION_MAC
, AR5K_SREV_AR2417
},
125 { "xxxxx", AR5K_VERSION_MAC
, AR5K_SREV_UNKNOWN
},
126 { "5110", AR5K_VERSION_RAD
, AR5K_SREV_RAD_5110
},
127 { "5111", AR5K_VERSION_RAD
, AR5K_SREV_RAD_5111
},
128 { "5111A", AR5K_VERSION_RAD
, AR5K_SREV_RAD_5111A
},
129 { "2111", AR5K_VERSION_RAD
, AR5K_SREV_RAD_2111
},
130 { "5112", AR5K_VERSION_RAD
, AR5K_SREV_RAD_5112
},
131 { "5112A", AR5K_VERSION_RAD
, AR5K_SREV_RAD_5112A
},
132 { "5112B", AR5K_VERSION_RAD
, AR5K_SREV_RAD_5112B
},
133 { "2112", AR5K_VERSION_RAD
, AR5K_SREV_RAD_2112
},
134 { "2112A", AR5K_VERSION_RAD
, AR5K_SREV_RAD_2112A
},
135 { "2112B", AR5K_VERSION_RAD
, AR5K_SREV_RAD_2112B
},
136 { "2413", AR5K_VERSION_RAD
, AR5K_SREV_RAD_2413
},
137 { "5413", AR5K_VERSION_RAD
, AR5K_SREV_RAD_5413
},
138 { "2316", AR5K_VERSION_RAD
, AR5K_SREV_RAD_2316
},
139 { "2317", AR5K_VERSION_RAD
, AR5K_SREV_RAD_2317
},
140 { "5424", AR5K_VERSION_RAD
, AR5K_SREV_RAD_5424
},
141 { "5133", AR5K_VERSION_RAD
, AR5K_SREV_RAD_5133
},
142 { "xxxxx", AR5K_VERSION_RAD
, AR5K_SREV_UNKNOWN
},
145 static const struct ieee80211_rate ath5k_rates
[] = {
147 .hw_value
= ATH5K_RATE_CODE_1M
, },
149 .hw_value
= ATH5K_RATE_CODE_2M
,
150 .hw_value_short
= ATH5K_RATE_CODE_2M
| AR5K_SET_SHORT_PREAMBLE
,
151 .flags
= IEEE80211_RATE_SHORT_PREAMBLE
},
153 .hw_value
= ATH5K_RATE_CODE_5_5M
,
154 .hw_value_short
= ATH5K_RATE_CODE_5_5M
| AR5K_SET_SHORT_PREAMBLE
,
155 .flags
= IEEE80211_RATE_SHORT_PREAMBLE
},
157 .hw_value
= ATH5K_RATE_CODE_11M
,
158 .hw_value_short
= ATH5K_RATE_CODE_11M
| AR5K_SET_SHORT_PREAMBLE
,
159 .flags
= IEEE80211_RATE_SHORT_PREAMBLE
},
161 .hw_value
= ATH5K_RATE_CODE_6M
,
164 .hw_value
= ATH5K_RATE_CODE_9M
,
167 .hw_value
= ATH5K_RATE_CODE_12M
,
170 .hw_value
= ATH5K_RATE_CODE_18M
,
173 .hw_value
= ATH5K_RATE_CODE_24M
,
176 .hw_value
= ATH5K_RATE_CODE_36M
,
179 .hw_value
= ATH5K_RATE_CODE_48M
,
182 .hw_value
= ATH5K_RATE_CODE_54M
,
188 * Prototypes - PCI stack related functions
190 static int __devinit
ath5k_pci_probe(struct pci_dev
*pdev
,
191 const struct pci_device_id
*id
);
192 static void __devexit
ath5k_pci_remove(struct pci_dev
*pdev
);
194 static int ath5k_pci_suspend(struct pci_dev
*pdev
,
196 static int ath5k_pci_resume(struct pci_dev
*pdev
);
198 #define ath5k_pci_suspend NULL
199 #define ath5k_pci_resume NULL
200 #endif /* CONFIG_PM */
202 static struct pci_driver ath5k_pci_driver
= {
203 .name
= KBUILD_MODNAME
,
204 .id_table
= ath5k_pci_id_table
,
205 .probe
= ath5k_pci_probe
,
206 .remove
= __devexit_p(ath5k_pci_remove
),
207 .suspend
= ath5k_pci_suspend
,
208 .resume
= ath5k_pci_resume
,
214 * Prototypes - MAC 802.11 stack related functions
216 static int ath5k_tx(struct ieee80211_hw
*hw
, struct sk_buff
*skb
);
217 static int ath5k_reset(struct ath5k_softc
*sc
, bool stop
, bool change_channel
);
218 static int ath5k_reset_wake(struct ath5k_softc
*sc
);
219 static int ath5k_start(struct ieee80211_hw
*hw
);
220 static void ath5k_stop(struct ieee80211_hw
*hw
);
221 static int ath5k_add_interface(struct ieee80211_hw
*hw
,
222 struct ieee80211_if_init_conf
*conf
);
223 static void ath5k_remove_interface(struct ieee80211_hw
*hw
,
224 struct ieee80211_if_init_conf
*conf
);
225 static int ath5k_config(struct ieee80211_hw
*hw
, u32 changed
);
226 static int ath5k_config_interface(struct ieee80211_hw
*hw
,
227 struct ieee80211_vif
*vif
,
228 struct ieee80211_if_conf
*conf
);
229 static void ath5k_configure_filter(struct ieee80211_hw
*hw
,
230 unsigned int changed_flags
,
231 unsigned int *new_flags
,
232 int mc_count
, struct dev_mc_list
*mclist
);
233 static int ath5k_set_key(struct ieee80211_hw
*hw
,
234 enum set_key_cmd cmd
,
235 struct ieee80211_vif
*vif
, struct ieee80211_sta
*sta
,
236 struct ieee80211_key_conf
*key
);
237 static int ath5k_get_stats(struct ieee80211_hw
*hw
,
238 struct ieee80211_low_level_stats
*stats
);
239 static int ath5k_get_tx_stats(struct ieee80211_hw
*hw
,
240 struct ieee80211_tx_queue_stats
*stats
);
241 static u64
ath5k_get_tsf(struct ieee80211_hw
*hw
);
242 static void ath5k_set_tsf(struct ieee80211_hw
*hw
, u64 tsf
);
243 static void ath5k_reset_tsf(struct ieee80211_hw
*hw
);
244 static int ath5k_beacon_update(struct ath5k_softc
*sc
,
245 struct sk_buff
*skb
);
246 static void ath5k_bss_info_changed(struct ieee80211_hw
*hw
,
247 struct ieee80211_vif
*vif
,
248 struct ieee80211_bss_conf
*bss_conf
,
251 static const struct ieee80211_ops ath5k_hw_ops
= {
253 .start
= ath5k_start
,
255 .add_interface
= ath5k_add_interface
,
256 .remove_interface
= ath5k_remove_interface
,
257 .config
= ath5k_config
,
258 .config_interface
= ath5k_config_interface
,
259 .configure_filter
= ath5k_configure_filter
,
260 .set_key
= ath5k_set_key
,
261 .get_stats
= ath5k_get_stats
,
263 .get_tx_stats
= ath5k_get_tx_stats
,
264 .get_tsf
= ath5k_get_tsf
,
265 .set_tsf
= ath5k_set_tsf
,
266 .reset_tsf
= ath5k_reset_tsf
,
267 .bss_info_changed
= ath5k_bss_info_changed
,
271 * Prototypes - Internal functions
274 static int ath5k_attach(struct pci_dev
*pdev
,
275 struct ieee80211_hw
*hw
);
276 static void ath5k_detach(struct pci_dev
*pdev
,
277 struct ieee80211_hw
*hw
);
278 /* Channel/mode setup */
279 static inline short ath5k_ieee2mhz(short chan
);
280 static unsigned int ath5k_copy_channels(struct ath5k_hw
*ah
,
281 struct ieee80211_channel
*channels
,
284 static int ath5k_setup_bands(struct ieee80211_hw
*hw
);
285 static int ath5k_chan_set(struct ath5k_softc
*sc
,
286 struct ieee80211_channel
*chan
);
287 static void ath5k_setcurmode(struct ath5k_softc
*sc
,
289 static void ath5k_mode_setup(struct ath5k_softc
*sc
);
291 /* Descriptor setup */
292 static int ath5k_desc_alloc(struct ath5k_softc
*sc
,
293 struct pci_dev
*pdev
);
294 static void ath5k_desc_free(struct ath5k_softc
*sc
,
295 struct pci_dev
*pdev
);
297 static int ath5k_rxbuf_setup(struct ath5k_softc
*sc
,
298 struct ath5k_buf
*bf
);
299 static int ath5k_txbuf_setup(struct ath5k_softc
*sc
,
300 struct ath5k_buf
*bf
);
301 static inline void ath5k_txbuf_free(struct ath5k_softc
*sc
,
302 struct ath5k_buf
*bf
)
307 pci_unmap_single(sc
->pdev
, bf
->skbaddr
, bf
->skb
->len
,
309 dev_kfree_skb_any(bf
->skb
);
313 static inline void ath5k_rxbuf_free(struct ath5k_softc
*sc
,
314 struct ath5k_buf
*bf
)
319 pci_unmap_single(sc
->pdev
, bf
->skbaddr
, sc
->rxbufsize
,
321 dev_kfree_skb_any(bf
->skb
);
327 static struct ath5k_txq
*ath5k_txq_setup(struct ath5k_softc
*sc
,
328 int qtype
, int subtype
);
329 static int ath5k_beaconq_setup(struct ath5k_hw
*ah
);
330 static int ath5k_beaconq_config(struct ath5k_softc
*sc
);
331 static void ath5k_txq_drainq(struct ath5k_softc
*sc
,
332 struct ath5k_txq
*txq
);
333 static void ath5k_txq_cleanup(struct ath5k_softc
*sc
);
334 static void ath5k_txq_release(struct ath5k_softc
*sc
);
336 static int ath5k_rx_start(struct ath5k_softc
*sc
);
337 static void ath5k_rx_stop(struct ath5k_softc
*sc
);
338 static unsigned int ath5k_rx_decrypted(struct ath5k_softc
*sc
,
339 struct ath5k_desc
*ds
,
341 struct ath5k_rx_status
*rs
);
342 static void ath5k_tasklet_rx(unsigned long data
);
344 static void ath5k_tx_processq(struct ath5k_softc
*sc
,
345 struct ath5k_txq
*txq
);
346 static void ath5k_tasklet_tx(unsigned long data
);
347 /* Beacon handling */
348 static int ath5k_beacon_setup(struct ath5k_softc
*sc
,
349 struct ath5k_buf
*bf
);
350 static void ath5k_beacon_send(struct ath5k_softc
*sc
);
351 static void ath5k_beacon_config(struct ath5k_softc
*sc
);
352 static void ath5k_beacon_update_timers(struct ath5k_softc
*sc
, u64 bc_tsf
);
353 static void ath5k_tasklet_beacon(unsigned long data
);
355 static inline u64
ath5k_extend_tsf(struct ath5k_hw
*ah
, u32 rstamp
)
357 u64 tsf
= ath5k_hw_get_tsf64(ah
);
359 if ((tsf
& 0x7fff) < rstamp
)
362 return (tsf
& ~0x7fff) | rstamp
;
365 /* Interrupt handling */
366 static int ath5k_init(struct ath5k_softc
*sc
);
367 static int ath5k_stop_locked(struct ath5k_softc
*sc
);
368 static int ath5k_stop_hw(struct ath5k_softc
*sc
);
369 static irqreturn_t
ath5k_intr(int irq
, void *dev_id
);
370 static void ath5k_tasklet_reset(unsigned long data
);
372 static void ath5k_calibrate(unsigned long data
);
375 * Module init/exit functions
384 ret
= pci_register_driver(&ath5k_pci_driver
);
386 printk(KERN_ERR
"ath5k_pci: can't register pci driver\n");
396 pci_unregister_driver(&ath5k_pci_driver
);
398 ath5k_debug_finish();
401 module_init(init_ath5k_pci
);
402 module_exit(exit_ath5k_pci
);
405 /********************\
406 * PCI Initialization *
407 \********************/
410 ath5k_chip_name(enum ath5k_srev_type type
, u_int16_t val
)
412 const char *name
= "xxxxx";
415 for (i
= 0; i
< ARRAY_SIZE(srev_names
); i
++) {
416 if (srev_names
[i
].sr_type
!= type
)
419 if ((val
& 0xf0) == srev_names
[i
].sr_val
)
420 name
= srev_names
[i
].sr_name
;
422 if ((val
& 0xff) == srev_names
[i
].sr_val
) {
423 name
= srev_names
[i
].sr_name
;
432 ath5k_pci_probe(struct pci_dev
*pdev
,
433 const struct pci_device_id
*id
)
436 struct ath5k_softc
*sc
;
437 struct ieee80211_hw
*hw
;
441 ret
= pci_enable_device(pdev
);
443 dev_err(&pdev
->dev
, "can't enable device\n");
447 /* XXX 32-bit addressing only */
448 ret
= pci_set_dma_mask(pdev
, DMA_32BIT_MASK
);
450 dev_err(&pdev
->dev
, "32-bit DMA not available\n");
455 * Cache line size is used to size and align various
456 * structures used to communicate with the hardware.
458 pci_read_config_byte(pdev
, PCI_CACHE_LINE_SIZE
, &csz
);
461 * Linux 2.4.18 (at least) writes the cache line size
462 * register as a 16-bit wide register which is wrong.
463 * We must have this setup properly for rx buffer
464 * DMA to work so force a reasonable value here if it
467 csz
= L1_CACHE_BYTES
/ sizeof(u32
);
468 pci_write_config_byte(pdev
, PCI_CACHE_LINE_SIZE
, csz
);
471 * The default setting of latency timer yields poor results,
472 * set it to the value used by other systems. It may be worth
473 * tweaking this setting more.
475 pci_write_config_byte(pdev
, PCI_LATENCY_TIMER
, 0xa8);
477 /* Enable bus mastering */
478 pci_set_master(pdev
);
481 * Disable the RETRY_TIMEOUT register (0x41) to keep
482 * PCI Tx retries from interfering with C3 CPU state.
484 pci_write_config_byte(pdev
, 0x41, 0);
486 ret
= pci_request_region(pdev
, 0, "ath5k");
488 dev_err(&pdev
->dev
, "cannot reserve PCI memory region\n");
492 mem
= pci_iomap(pdev
, 0, 0);
494 dev_err(&pdev
->dev
, "cannot remap PCI memory region\n") ;
500 * Allocate hw (mac80211 main struct)
501 * and hw->priv (driver private data)
503 hw
= ieee80211_alloc_hw(sizeof(*sc
), &ath5k_hw_ops
);
505 dev_err(&pdev
->dev
, "cannot allocate ieee80211_hw\n");
510 dev_info(&pdev
->dev
, "registered as '%s'\n", wiphy_name(hw
->wiphy
));
512 /* Initialize driver private data */
513 SET_IEEE80211_DEV(hw
, &pdev
->dev
);
514 hw
->flags
= IEEE80211_HW_RX_INCLUDES_FCS
|
515 IEEE80211_HW_SIGNAL_DBM
|
516 IEEE80211_HW_NOISE_DBM
;
518 hw
->wiphy
->interface_modes
=
519 BIT(NL80211_IFTYPE_STATION
) |
520 BIT(NL80211_IFTYPE_ADHOC
) |
521 BIT(NL80211_IFTYPE_MESH_POINT
);
523 hw
->extra_tx_headroom
= 2;
524 hw
->channel_change_time
= 5000;
529 ath5k_debug_init_device(sc
);
532 * Mark the device as detached to avoid processing
533 * interrupts until setup is complete.
535 __set_bit(ATH_STAT_INVALID
, sc
->status
);
537 sc
->iobase
= mem
; /* So we can unmap it on detach */
538 sc
->cachelsz
= csz
* sizeof(u32
); /* convert to bytes */
539 sc
->opmode
= NL80211_IFTYPE_STATION
;
540 mutex_init(&sc
->lock
);
541 spin_lock_init(&sc
->rxbuflock
);
542 spin_lock_init(&sc
->txbuflock
);
543 spin_lock_init(&sc
->block
);
545 /* Set private data */
546 pci_set_drvdata(pdev
, hw
);
548 /* Setup interrupt handler */
549 ret
= request_irq(pdev
->irq
, ath5k_intr
, IRQF_SHARED
, "ath", sc
);
551 ATH5K_ERR(sc
, "request_irq failed\n");
555 /* Initialize device */
556 sc
->ah
= ath5k_hw_attach(sc
, id
->driver_data
);
557 if (IS_ERR(sc
->ah
)) {
558 ret
= PTR_ERR(sc
->ah
);
562 /* set up multi-rate retry capabilities */
563 if (sc
->ah
->ah_version
== AR5K_AR5212
) {
565 hw
->max_rate_tries
= 11;
568 /* Finish private driver data initialization */
569 ret
= ath5k_attach(pdev
, hw
);
573 ATH5K_INFO(sc
, "Atheros AR%s chip found (MAC: 0x%x, PHY: 0x%x)\n",
574 ath5k_chip_name(AR5K_VERSION_MAC
, sc
->ah
->ah_mac_srev
),
576 sc
->ah
->ah_phy_revision
);
578 if (!sc
->ah
->ah_single_chip
) {
579 /* Single chip radio (!RF5111) */
580 if (sc
->ah
->ah_radio_5ghz_revision
&&
581 !sc
->ah
->ah_radio_2ghz_revision
) {
582 /* No 5GHz support -> report 2GHz radio */
583 if (!test_bit(AR5K_MODE_11A
,
584 sc
->ah
->ah_capabilities
.cap_mode
)) {
585 ATH5K_INFO(sc
, "RF%s 2GHz radio found (0x%x)\n",
586 ath5k_chip_name(AR5K_VERSION_RAD
,
587 sc
->ah
->ah_radio_5ghz_revision
),
588 sc
->ah
->ah_radio_5ghz_revision
);
589 /* No 2GHz support (5110 and some
590 * 5Ghz only cards) -> report 5Ghz radio */
591 } else if (!test_bit(AR5K_MODE_11B
,
592 sc
->ah
->ah_capabilities
.cap_mode
)) {
593 ATH5K_INFO(sc
, "RF%s 5GHz radio found (0x%x)\n",
594 ath5k_chip_name(AR5K_VERSION_RAD
,
595 sc
->ah
->ah_radio_5ghz_revision
),
596 sc
->ah
->ah_radio_5ghz_revision
);
597 /* Multiband radio */
599 ATH5K_INFO(sc
, "RF%s multiband radio found"
601 ath5k_chip_name(AR5K_VERSION_RAD
,
602 sc
->ah
->ah_radio_5ghz_revision
),
603 sc
->ah
->ah_radio_5ghz_revision
);
606 /* Multi chip radio (RF5111 - RF2111) ->
607 * report both 2GHz/5GHz radios */
608 else if (sc
->ah
->ah_radio_5ghz_revision
&&
609 sc
->ah
->ah_radio_2ghz_revision
){
610 ATH5K_INFO(sc
, "RF%s 5GHz radio found (0x%x)\n",
611 ath5k_chip_name(AR5K_VERSION_RAD
,
612 sc
->ah
->ah_radio_5ghz_revision
),
613 sc
->ah
->ah_radio_5ghz_revision
);
614 ATH5K_INFO(sc
, "RF%s 2GHz radio found (0x%x)\n",
615 ath5k_chip_name(AR5K_VERSION_RAD
,
616 sc
->ah
->ah_radio_2ghz_revision
),
617 sc
->ah
->ah_radio_2ghz_revision
);
622 /* ready to process interrupts */
623 __clear_bit(ATH_STAT_INVALID
, sc
->status
);
627 ath5k_hw_detach(sc
->ah
);
629 free_irq(pdev
->irq
, sc
);
631 ieee80211_free_hw(hw
);
633 pci_iounmap(pdev
, mem
);
635 pci_release_region(pdev
, 0);
637 pci_disable_device(pdev
);
642 static void __devexit
643 ath5k_pci_remove(struct pci_dev
*pdev
)
645 struct ieee80211_hw
*hw
= pci_get_drvdata(pdev
);
646 struct ath5k_softc
*sc
= hw
->priv
;
648 ath5k_debug_finish_device(sc
);
649 ath5k_detach(pdev
, hw
);
650 ath5k_hw_detach(sc
->ah
);
651 free_irq(pdev
->irq
, sc
);
652 pci_iounmap(pdev
, sc
->iobase
);
653 pci_release_region(pdev
, 0);
654 pci_disable_device(pdev
);
655 ieee80211_free_hw(hw
);
660 ath5k_pci_suspend(struct pci_dev
*pdev
, pm_message_t state
)
662 struct ieee80211_hw
*hw
= pci_get_drvdata(pdev
);
663 struct ath5k_softc
*sc
= hw
->priv
;
667 free_irq(pdev
->irq
, sc
);
668 pci_save_state(pdev
);
669 pci_disable_device(pdev
);
670 pci_set_power_state(pdev
, PCI_D3hot
);
676 ath5k_pci_resume(struct pci_dev
*pdev
)
678 struct ieee80211_hw
*hw
= pci_get_drvdata(pdev
);
679 struct ath5k_softc
*sc
= hw
->priv
;
682 pci_restore_state(pdev
);
684 err
= pci_enable_device(pdev
);
689 * Suspend/Resume resets the PCI configuration space, so we have to
690 * re-disable the RETRY_TIMEOUT register (0x41) to keep
691 * PCI Tx retries from interfering with C3 CPU state
693 pci_write_config_byte(pdev
, 0x41, 0);
695 err
= request_irq(pdev
->irq
, ath5k_intr
, IRQF_SHARED
, "ath", sc
);
697 ATH5K_ERR(sc
, "request_irq failed\n");
701 ath5k_led_enable(sc
);
705 pci_disable_device(pdev
);
708 #endif /* CONFIG_PM */
711 /***********************\
712 * Driver Initialization *
713 \***********************/
716 ath5k_attach(struct pci_dev
*pdev
, struct ieee80211_hw
*hw
)
718 struct ath5k_softc
*sc
= hw
->priv
;
719 struct ath5k_hw
*ah
= sc
->ah
;
720 u8 mac
[ETH_ALEN
] = {};
723 ATH5K_DBG(sc
, ATH5K_DEBUG_ANY
, "devid 0x%x\n", pdev
->device
);
726 * Check if the MAC has multi-rate retry support.
727 * We do this by trying to setup a fake extended
728 * descriptor. MAC's that don't have support will
729 * return false w/o doing anything. MAC's that do
730 * support it will return true w/o doing anything.
732 ret
= ah
->ah_setup_mrr_tx_desc(ah
, NULL
, 0, 0, 0, 0, 0, 0);
736 __set_bit(ATH_STAT_MRRETRY
, sc
->status
);
739 * Collect the channel list. The 802.11 layer
740 * is resposible for filtering this list based
741 * on settings like the phy mode and regulatory
742 * domain restrictions.
744 ret
= ath5k_setup_bands(hw
);
746 ATH5K_ERR(sc
, "can't get channels\n");
750 /* NB: setup here so ath5k_rate_update is happy */
751 if (test_bit(AR5K_MODE_11A
, ah
->ah_modes
))
752 ath5k_setcurmode(sc
, AR5K_MODE_11A
);
754 ath5k_setcurmode(sc
, AR5K_MODE_11B
);
757 * Allocate tx+rx descriptors and populate the lists.
759 ret
= ath5k_desc_alloc(sc
, pdev
);
761 ATH5K_ERR(sc
, "can't allocate descriptors\n");
766 * Allocate hardware transmit queues: one queue for
767 * beacon frames and one data queue for each QoS
768 * priority. Note that hw functions handle reseting
769 * these queues at the needed time.
771 ret
= ath5k_beaconq_setup(ah
);
773 ATH5K_ERR(sc
, "can't setup a beacon xmit queue\n");
778 sc
->txq
= ath5k_txq_setup(sc
, AR5K_TX_QUEUE_DATA
, AR5K_WME_AC_BK
);
779 if (IS_ERR(sc
->txq
)) {
780 ATH5K_ERR(sc
, "can't setup xmit queue\n");
781 ret
= PTR_ERR(sc
->txq
);
785 tasklet_init(&sc
->rxtq
, ath5k_tasklet_rx
, (unsigned long)sc
);
786 tasklet_init(&sc
->txtq
, ath5k_tasklet_tx
, (unsigned long)sc
);
787 tasklet_init(&sc
->restq
, ath5k_tasklet_reset
, (unsigned long)sc
);
788 tasklet_init(&sc
->beacontq
, ath5k_tasklet_beacon
, (unsigned long)sc
);
789 setup_timer(&sc
->calib_tim
, ath5k_calibrate
, (unsigned long)sc
);
791 ret
= ath5k_eeprom_read_mac(ah
, mac
);
793 ATH5K_ERR(sc
, "unable to read address from EEPROM: 0x%04x\n",
798 SET_IEEE80211_PERM_ADDR(hw
, mac
);
799 /* All MAC address bits matter for ACKs */
800 memset(sc
->bssidmask
, 0xff, ETH_ALEN
);
801 ath5k_hw_set_bssid_mask(sc
->ah
, sc
->bssidmask
);
803 ret
= ieee80211_register_hw(hw
);
805 ATH5K_ERR(sc
, "can't register ieee80211 hw\n");
813 ath5k_txq_release(sc
);
815 ath5k_hw_release_tx_queue(ah
, sc
->bhalq
);
817 ath5k_desc_free(sc
, pdev
);
823 ath5k_detach(struct pci_dev
*pdev
, struct ieee80211_hw
*hw
)
825 struct ath5k_softc
*sc
= hw
->priv
;
828 * NB: the order of these is important:
829 * o call the 802.11 layer before detaching ath5k_hw to
830 * insure callbacks into the driver to delete global
831 * key cache entries can be handled
832 * o reclaim the tx queue data structures after calling
833 * the 802.11 layer as we'll get called back to reclaim
834 * node state and potentially want to use them
835 * o to cleanup the tx queues the hal is called, so detach
837 * XXX: ??? detach ath5k_hw ???
838 * Other than that, it's straightforward...
840 ieee80211_unregister_hw(hw
);
841 ath5k_desc_free(sc
, pdev
);
842 ath5k_txq_release(sc
);
843 ath5k_hw_release_tx_queue(sc
->ah
, sc
->bhalq
);
844 ath5k_unregister_leds(sc
);
847 * NB: can't reclaim these until after ieee80211_ifdetach
848 * returns because we'll get called back to reclaim node
849 * state and potentially want to use them.
856 /********************\
857 * Channel/mode setup *
858 \********************/
861 * Convert IEEE channel number to MHz frequency.
864 ath5k_ieee2mhz(short chan
)
866 if (chan
<= 14 || chan
>= 27)
867 return ieee80211chan2mhz(chan
);
869 return 2212 + chan
* 20;
873 ath5k_copy_channels(struct ath5k_hw
*ah
,
874 struct ieee80211_channel
*channels
,
878 unsigned int i
, count
, size
, chfreq
, freq
, ch
;
880 if (!test_bit(mode
, ah
->ah_modes
))
885 case AR5K_MODE_11A_TURBO
:
886 /* 1..220, but 2GHz frequencies are filtered by check_channel */
888 chfreq
= CHANNEL_5GHZ
;
892 case AR5K_MODE_11G_TURBO
:
894 chfreq
= CHANNEL_2GHZ
;
897 ATH5K_WARN(ah
->ah_sc
, "bad mode, not copying channels\n");
901 for (i
= 0, count
= 0; i
< size
&& max
> 0; i
++) {
903 freq
= ath5k_ieee2mhz(ch
);
905 /* Check if channel is supported by the chipset */
906 if (!ath5k_channel_ok(ah
, freq
, chfreq
))
909 /* Write channel info and increment counter */
910 channels
[count
].center_freq
= freq
;
911 channels
[count
].band
= (chfreq
== CHANNEL_2GHZ
) ?
912 IEEE80211_BAND_2GHZ
: IEEE80211_BAND_5GHZ
;
916 channels
[count
].hw_value
= chfreq
| CHANNEL_OFDM
;
918 case AR5K_MODE_11A_TURBO
:
919 case AR5K_MODE_11G_TURBO
:
920 channels
[count
].hw_value
= chfreq
|
921 CHANNEL_OFDM
| CHANNEL_TURBO
;
924 channels
[count
].hw_value
= CHANNEL_B
;
935 ath5k_setup_rate_idx(struct ath5k_softc
*sc
, struct ieee80211_supported_band
*b
)
939 for (i
= 0; i
< AR5K_MAX_RATES
; i
++)
940 sc
->rate_idx
[b
->band
][i
] = -1;
942 for (i
= 0; i
< b
->n_bitrates
; i
++) {
943 sc
->rate_idx
[b
->band
][b
->bitrates
[i
].hw_value
] = i
;
944 if (b
->bitrates
[i
].hw_value_short
)
945 sc
->rate_idx
[b
->band
][b
->bitrates
[i
].hw_value_short
] = i
;
950 ath5k_setup_bands(struct ieee80211_hw
*hw
)
952 struct ath5k_softc
*sc
= hw
->priv
;
953 struct ath5k_hw
*ah
= sc
->ah
;
954 struct ieee80211_supported_band
*sband
;
955 int max_c
, count_c
= 0;
958 BUILD_BUG_ON(ARRAY_SIZE(sc
->sbands
) < IEEE80211_NUM_BANDS
);
959 max_c
= ARRAY_SIZE(sc
->channels
);
962 sband
= &sc
->sbands
[IEEE80211_BAND_2GHZ
];
963 sband
->band
= IEEE80211_BAND_2GHZ
;
964 sband
->bitrates
= &sc
->rates
[IEEE80211_BAND_2GHZ
][0];
966 if (test_bit(AR5K_MODE_11G
, sc
->ah
->ah_capabilities
.cap_mode
)) {
968 memcpy(sband
->bitrates
, &ath5k_rates
[0],
969 sizeof(struct ieee80211_rate
) * 12);
970 sband
->n_bitrates
= 12;
972 sband
->channels
= sc
->channels
;
973 sband
->n_channels
= ath5k_copy_channels(ah
, sband
->channels
,
974 AR5K_MODE_11G
, max_c
);
976 hw
->wiphy
->bands
[IEEE80211_BAND_2GHZ
] = sband
;
977 count_c
= sband
->n_channels
;
979 } else if (test_bit(AR5K_MODE_11B
, sc
->ah
->ah_capabilities
.cap_mode
)) {
981 memcpy(sband
->bitrates
, &ath5k_rates
[0],
982 sizeof(struct ieee80211_rate
) * 4);
983 sband
->n_bitrates
= 4;
985 /* 5211 only supports B rates and uses 4bit rate codes
986 * (e.g normally we have 0x1B for 1M, but on 5211 we have 0x0B)
989 if (ah
->ah_version
== AR5K_AR5211
) {
990 for (i
= 0; i
< 4; i
++) {
991 sband
->bitrates
[i
].hw_value
=
992 sband
->bitrates
[i
].hw_value
& 0xF;
993 sband
->bitrates
[i
].hw_value_short
=
994 sband
->bitrates
[i
].hw_value_short
& 0xF;
998 sband
->channels
= sc
->channels
;
999 sband
->n_channels
= ath5k_copy_channels(ah
, sband
->channels
,
1000 AR5K_MODE_11B
, max_c
);
1002 hw
->wiphy
->bands
[IEEE80211_BAND_2GHZ
] = sband
;
1003 count_c
= sband
->n_channels
;
1006 ath5k_setup_rate_idx(sc
, sband
);
1008 /* 5GHz band, A mode */
1009 if (test_bit(AR5K_MODE_11A
, sc
->ah
->ah_capabilities
.cap_mode
)) {
1010 sband
= &sc
->sbands
[IEEE80211_BAND_5GHZ
];
1011 sband
->band
= IEEE80211_BAND_5GHZ
;
1012 sband
->bitrates
= &sc
->rates
[IEEE80211_BAND_5GHZ
][0];
1014 memcpy(sband
->bitrates
, &ath5k_rates
[4],
1015 sizeof(struct ieee80211_rate
) * 8);
1016 sband
->n_bitrates
= 8;
1018 sband
->channels
= &sc
->channels
[count_c
];
1019 sband
->n_channels
= ath5k_copy_channels(ah
, sband
->channels
,
1020 AR5K_MODE_11A
, max_c
);
1022 hw
->wiphy
->bands
[IEEE80211_BAND_5GHZ
] = sband
;
1024 ath5k_setup_rate_idx(sc
, sband
);
1026 ath5k_debug_dump_bands(sc
);
1032 * Set/change channels. If the channel is really being changed,
1033 * it's done by reseting the chip. To accomplish this we must
1034 * first cleanup any pending DMA, then restart stuff after a la
1037 * Called with sc->lock.
1040 ath5k_chan_set(struct ath5k_softc
*sc
, struct ieee80211_channel
*chan
)
1042 ATH5K_DBG(sc
, ATH5K_DEBUG_RESET
, "(%u MHz) -> (%u MHz)\n",
1043 sc
->curchan
->center_freq
, chan
->center_freq
);
1045 if (chan
->center_freq
!= sc
->curchan
->center_freq
||
1046 chan
->hw_value
!= sc
->curchan
->hw_value
) {
1049 sc
->curband
= &sc
->sbands
[chan
->band
];
1052 * To switch channels clear any pending DMA operations;
1053 * wait long enough for the RX fifo to drain, reset the
1054 * hardware at the new frequency, and then re-enable
1055 * the relevant bits of the h/w.
1057 return ath5k_reset(sc
, true, true);
1064 ath5k_setcurmode(struct ath5k_softc
*sc
, unsigned int mode
)
1068 if (mode
== AR5K_MODE_11A
) {
1069 sc
->curband
= &sc
->sbands
[IEEE80211_BAND_5GHZ
];
1071 sc
->curband
= &sc
->sbands
[IEEE80211_BAND_2GHZ
];
1076 ath5k_mode_setup(struct ath5k_softc
*sc
)
1078 struct ath5k_hw
*ah
= sc
->ah
;
1081 /* configure rx filter */
1082 rfilt
= sc
->filter_flags
;
1083 ath5k_hw_set_rx_filter(ah
, rfilt
);
1085 if (ath5k_hw_hasbssidmask(ah
))
1086 ath5k_hw_set_bssid_mask(ah
, sc
->bssidmask
);
1088 /* configure operational mode */
1089 ath5k_hw_set_opmode(ah
);
1091 ath5k_hw_set_mcast_filter(ah
, 0, 0);
1092 ATH5K_DBG(sc
, ATH5K_DEBUG_MODE
, "RX filter 0x%x\n", rfilt
);
1096 ath5k_hw_to_driver_rix(struct ath5k_softc
*sc
, int hw_rix
)
1098 WARN(hw_rix
< 0 || hw_rix
>= AR5K_MAX_RATES
,
1099 "hw_rix out of bounds: %x\n", hw_rix
);
1100 return sc
->rate_idx
[sc
->curband
->band
][hw_rix
];
1108 struct sk_buff
*ath5k_rx_skb_alloc(struct ath5k_softc
*sc
, dma_addr_t
*skb_addr
)
1110 struct sk_buff
*skb
;
1114 * Allocate buffer with headroom_needed space for the
1115 * fake physical layer header at the start.
1117 skb
= dev_alloc_skb(sc
->rxbufsize
+ sc
->cachelsz
- 1);
1120 ATH5K_ERR(sc
, "can't alloc skbuff of size %u\n",
1121 sc
->rxbufsize
+ sc
->cachelsz
- 1);
1125 * Cache-line-align. This is important (for the
1126 * 5210 at least) as not doing so causes bogus data
1129 off
= ((unsigned long)skb
->data
) % sc
->cachelsz
;
1131 skb_reserve(skb
, sc
->cachelsz
- off
);
1133 *skb_addr
= pci_map_single(sc
->pdev
,
1134 skb
->data
, sc
->rxbufsize
, PCI_DMA_FROMDEVICE
);
1135 if (unlikely(pci_dma_mapping_error(sc
->pdev
, *skb_addr
))) {
1136 ATH5K_ERR(sc
, "%s: DMA mapping failed\n", __func__
);
1144 ath5k_rxbuf_setup(struct ath5k_softc
*sc
, struct ath5k_buf
*bf
)
1146 struct ath5k_hw
*ah
= sc
->ah
;
1147 struct sk_buff
*skb
= bf
->skb
;
1148 struct ath5k_desc
*ds
;
1151 skb
= ath5k_rx_skb_alloc(sc
, &bf
->skbaddr
);
1158 * Setup descriptors. For receive we always terminate
1159 * the descriptor list with a self-linked entry so we'll
1160 * not get overrun under high load (as can happen with a
1161 * 5212 when ANI processing enables PHY error frames).
1163 * To insure the last descriptor is self-linked we create
1164 * each descriptor as self-linked and add it to the end. As
1165 * each additional descriptor is added the previous self-linked
1166 * entry is ``fixed'' naturally. This should be safe even
1167 * if DMA is happening. When processing RX interrupts we
1168 * never remove/process the last, self-linked, entry on the
1169 * descriptor list. This insures the hardware always has
1170 * someplace to write a new frame.
1173 ds
->ds_link
= bf
->daddr
; /* link to self */
1174 ds
->ds_data
= bf
->skbaddr
;
1175 ah
->ah_setup_rx_desc(ah
, ds
,
1176 skb_tailroom(skb
), /* buffer size */
1179 if (sc
->rxlink
!= NULL
)
1180 *sc
->rxlink
= bf
->daddr
;
1181 sc
->rxlink
= &ds
->ds_link
;
1186 ath5k_txbuf_setup(struct ath5k_softc
*sc
, struct ath5k_buf
*bf
)
1188 struct ath5k_hw
*ah
= sc
->ah
;
1189 struct ath5k_txq
*txq
= sc
->txq
;
1190 struct ath5k_desc
*ds
= bf
->desc
;
1191 struct sk_buff
*skb
= bf
->skb
;
1192 struct ieee80211_tx_info
*info
= IEEE80211_SKB_CB(skb
);
1193 unsigned int pktlen
, flags
, keyidx
= AR5K_TXKEYIX_INVALID
;
1194 struct ieee80211_rate
*rate
;
1195 unsigned int mrr_rate
[3], mrr_tries
[3];
1202 flags
= AR5K_TXDESC_INTREQ
| AR5K_TXDESC_CLRDMASK
;
1204 /* XXX endianness */
1205 bf
->skbaddr
= pci_map_single(sc
->pdev
, skb
->data
, skb
->len
,
1208 rate
= ieee80211_get_tx_rate(sc
->hw
, info
);
1210 if (info
->flags
& IEEE80211_TX_CTL_NO_ACK
)
1211 flags
|= AR5K_TXDESC_NOACK
;
1213 rc_flags
= info
->control
.rates
[0].flags
;
1214 hw_rate
= (rc_flags
& IEEE80211_TX_RC_USE_SHORT_PREAMBLE
) ?
1215 rate
->hw_value_short
: rate
->hw_value
;
1219 if (info
->control
.hw_key
) {
1220 keyidx
= info
->control
.hw_key
->hw_key_idx
;
1221 pktlen
+= info
->control
.hw_key
->icv_len
;
1223 if (rc_flags
& IEEE80211_TX_RC_USE_RTS_CTS
) {
1224 flags
|= AR5K_TXDESC_RTSENA
;
1225 cts_rate
= ieee80211_get_rts_cts_rate(sc
->hw
, info
)->hw_value
;
1226 duration
= le16_to_cpu(ieee80211_rts_duration(sc
->hw
,
1227 sc
->vif
, pktlen
, info
));
1229 if (rc_flags
& IEEE80211_TX_RC_USE_CTS_PROTECT
) {
1230 flags
|= AR5K_TXDESC_CTSENA
;
1231 cts_rate
= ieee80211_get_rts_cts_rate(sc
->hw
, info
)->hw_value
;
1232 duration
= le16_to_cpu(ieee80211_ctstoself_duration(sc
->hw
,
1233 sc
->vif
, pktlen
, info
));
1235 ret
= ah
->ah_setup_tx_desc(ah
, ds
, pktlen
,
1236 ieee80211_get_hdrlen_from_skb(skb
), AR5K_PKT_TYPE_NORMAL
,
1237 (sc
->power_level
* 2),
1239 info
->control
.rates
[0].count
, keyidx
, 0, flags
,
1240 cts_rate
, duration
);
1244 memset(mrr_rate
, 0, sizeof(mrr_rate
));
1245 memset(mrr_tries
, 0, sizeof(mrr_tries
));
1246 for (i
= 0; i
< 3; i
++) {
1247 rate
= ieee80211_get_alt_retry_rate(sc
->hw
, info
, i
);
1251 mrr_rate
[i
] = rate
->hw_value
;
1252 mrr_tries
[i
] = info
->control
.rates
[i
+ 1].count
;
1255 ah
->ah_setup_mrr_tx_desc(ah
, ds
,
1256 mrr_rate
[0], mrr_tries
[0],
1257 mrr_rate
[1], mrr_tries
[1],
1258 mrr_rate
[2], mrr_tries
[2]);
1261 ds
->ds_data
= bf
->skbaddr
;
1263 spin_lock_bh(&txq
->lock
);
1264 list_add_tail(&bf
->list
, &txq
->q
);
1265 sc
->tx_stats
[txq
->qnum
].len
++;
1266 if (txq
->link
== NULL
) /* is this first packet? */
1267 ath5k_hw_set_txdp(ah
, txq
->qnum
, bf
->daddr
);
1268 else /* no, so only link it */
1269 *txq
->link
= bf
->daddr
;
1271 txq
->link
= &ds
->ds_link
;
1272 ath5k_hw_start_tx_dma(ah
, txq
->qnum
);
1274 spin_unlock_bh(&txq
->lock
);
1278 pci_unmap_single(sc
->pdev
, bf
->skbaddr
, skb
->len
, PCI_DMA_TODEVICE
);
1282 /*******************\
1283 * Descriptors setup *
1284 \*******************/
1287 ath5k_desc_alloc(struct ath5k_softc
*sc
, struct pci_dev
*pdev
)
1289 struct ath5k_desc
*ds
;
1290 struct ath5k_buf
*bf
;
1295 /* allocate descriptors */
1296 sc
->desc_len
= sizeof(struct ath5k_desc
) *
1297 (ATH_TXBUF
+ ATH_RXBUF
+ ATH_BCBUF
+ 1);
1298 sc
->desc
= pci_alloc_consistent(pdev
, sc
->desc_len
, &sc
->desc_daddr
);
1299 if (sc
->desc
== NULL
) {
1300 ATH5K_ERR(sc
, "can't allocate descriptors\n");
1305 da
= sc
->desc_daddr
;
1306 ATH5K_DBG(sc
, ATH5K_DEBUG_ANY
, "DMA map: %p (%zu) -> %llx\n",
1307 ds
, sc
->desc_len
, (unsigned long long)sc
->desc_daddr
);
1309 bf
= kcalloc(1 + ATH_TXBUF
+ ATH_RXBUF
+ ATH_BCBUF
,
1310 sizeof(struct ath5k_buf
), GFP_KERNEL
);
1312 ATH5K_ERR(sc
, "can't allocate bufptr\n");
1318 INIT_LIST_HEAD(&sc
->rxbuf
);
1319 for (i
= 0; i
< ATH_RXBUF
; i
++, bf
++, ds
++, da
+= sizeof(*ds
)) {
1322 list_add_tail(&bf
->list
, &sc
->rxbuf
);
1325 INIT_LIST_HEAD(&sc
->txbuf
);
1326 sc
->txbuf_len
= ATH_TXBUF
;
1327 for (i
= 0; i
< ATH_TXBUF
; i
++, bf
++, ds
++,
1328 da
+= sizeof(*ds
)) {
1331 list_add_tail(&bf
->list
, &sc
->txbuf
);
1341 pci_free_consistent(pdev
, sc
->desc_len
, sc
->desc
, sc
->desc_daddr
);
1348 ath5k_desc_free(struct ath5k_softc
*sc
, struct pci_dev
*pdev
)
1350 struct ath5k_buf
*bf
;
1352 ath5k_txbuf_free(sc
, sc
->bbuf
);
1353 list_for_each_entry(bf
, &sc
->txbuf
, list
)
1354 ath5k_txbuf_free(sc
, bf
);
1355 list_for_each_entry(bf
, &sc
->rxbuf
, list
)
1356 ath5k_rxbuf_free(sc
, bf
);
1358 /* Free memory associated with all descriptors */
1359 pci_free_consistent(pdev
, sc
->desc_len
, sc
->desc
, sc
->desc_daddr
);
1373 static struct ath5k_txq
*
1374 ath5k_txq_setup(struct ath5k_softc
*sc
,
1375 int qtype
, int subtype
)
1377 struct ath5k_hw
*ah
= sc
->ah
;
1378 struct ath5k_txq
*txq
;
1379 struct ath5k_txq_info qi
= {
1380 .tqi_subtype
= subtype
,
1381 .tqi_aifs
= AR5K_TXQ_USEDEFAULT
,
1382 .tqi_cw_min
= AR5K_TXQ_USEDEFAULT
,
1383 .tqi_cw_max
= AR5K_TXQ_USEDEFAULT
1388 * Enable interrupts only for EOL and DESC conditions.
1389 * We mark tx descriptors to receive a DESC interrupt
1390 * when a tx queue gets deep; otherwise waiting for the
1391 * EOL to reap descriptors. Note that this is done to
1392 * reduce interrupt load and this only defers reaping
1393 * descriptors, never transmitting frames. Aside from
1394 * reducing interrupts this also permits more concurrency.
1395 * The only potential downside is if the tx queue backs
1396 * up in which case the top half of the kernel may backup
1397 * due to a lack of tx descriptors.
1399 qi
.tqi_flags
= AR5K_TXQ_FLAG_TXEOLINT_ENABLE
|
1400 AR5K_TXQ_FLAG_TXDESCINT_ENABLE
;
1401 qnum
= ath5k_hw_setup_tx_queue(ah
, qtype
, &qi
);
1404 * NB: don't print a message, this happens
1405 * normally on parts with too few tx queues
1407 return ERR_PTR(qnum
);
1409 if (qnum
>= ARRAY_SIZE(sc
->txqs
)) {
1410 ATH5K_ERR(sc
, "hw qnum %u out of range, max %tu!\n",
1411 qnum
, ARRAY_SIZE(sc
->txqs
));
1412 ath5k_hw_release_tx_queue(ah
, qnum
);
1413 return ERR_PTR(-EINVAL
);
1415 txq
= &sc
->txqs
[qnum
];
1419 INIT_LIST_HEAD(&txq
->q
);
1420 spin_lock_init(&txq
->lock
);
1423 return &sc
->txqs
[qnum
];
1427 ath5k_beaconq_setup(struct ath5k_hw
*ah
)
1429 struct ath5k_txq_info qi
= {
1430 .tqi_aifs
= AR5K_TXQ_USEDEFAULT
,
1431 .tqi_cw_min
= AR5K_TXQ_USEDEFAULT
,
1432 .tqi_cw_max
= AR5K_TXQ_USEDEFAULT
,
1433 /* NB: for dynamic turbo, don't enable any other interrupts */
1434 .tqi_flags
= AR5K_TXQ_FLAG_TXDESCINT_ENABLE
1437 return ath5k_hw_setup_tx_queue(ah
, AR5K_TX_QUEUE_BEACON
, &qi
);
1441 ath5k_beaconq_config(struct ath5k_softc
*sc
)
1443 struct ath5k_hw
*ah
= sc
->ah
;
1444 struct ath5k_txq_info qi
;
1447 ret
= ath5k_hw_get_tx_queueprops(ah
, sc
->bhalq
, &qi
);
1450 if (sc
->opmode
== NL80211_IFTYPE_AP
||
1451 sc
->opmode
== NL80211_IFTYPE_MESH_POINT
) {
1453 * Always burst out beacon and CAB traffic
1454 * (aifs = cwmin = cwmax = 0)
1459 } else if (sc
->opmode
== NL80211_IFTYPE_ADHOC
) {
1461 * Adhoc mode; backoff between 0 and (2 * cw_min).
1465 qi
.tqi_cw_max
= 2 * ah
->ah_cw_min
;
1468 ATH5K_DBG(sc
, ATH5K_DEBUG_BEACON
,
1469 "beacon queueprops tqi_aifs:%d tqi_cw_min:%d tqi_cw_max:%d\n",
1470 qi
.tqi_aifs
, qi
.tqi_cw_min
, qi
.tqi_cw_max
);
1472 ret
= ath5k_hw_set_tx_queueprops(ah
, sc
->bhalq
, &qi
);
1474 ATH5K_ERR(sc
, "%s: unable to update parameters for beacon "
1475 "hardware queue!\n", __func__
);
1479 return ath5k_hw_reset_tx_queue(ah
, sc
->bhalq
); /* push to h/w */;
1483 ath5k_txq_drainq(struct ath5k_softc
*sc
, struct ath5k_txq
*txq
)
1485 struct ath5k_buf
*bf
, *bf0
;
1488 * NB: this assumes output has been stopped and
1489 * we do not need to block ath5k_tx_tasklet
1491 spin_lock_bh(&txq
->lock
);
1492 list_for_each_entry_safe(bf
, bf0
, &txq
->q
, list
) {
1493 ath5k_debug_printtxbuf(sc
, bf
);
1495 ath5k_txbuf_free(sc
, bf
);
1497 spin_lock_bh(&sc
->txbuflock
);
1498 sc
->tx_stats
[txq
->qnum
].len
--;
1499 list_move_tail(&bf
->list
, &sc
->txbuf
);
1501 spin_unlock_bh(&sc
->txbuflock
);
1504 spin_unlock_bh(&txq
->lock
);
1508 * Drain the transmit queues and reclaim resources.
1511 ath5k_txq_cleanup(struct ath5k_softc
*sc
)
1513 struct ath5k_hw
*ah
= sc
->ah
;
1516 /* XXX return value */
1517 if (likely(!test_bit(ATH_STAT_INVALID
, sc
->status
))) {
1518 /* don't touch the hardware if marked invalid */
1519 ath5k_hw_stop_tx_dma(ah
, sc
->bhalq
);
1520 ATH5K_DBG(sc
, ATH5K_DEBUG_RESET
, "beacon queue %x\n",
1521 ath5k_hw_get_txdp(ah
, sc
->bhalq
));
1522 for (i
= 0; i
< ARRAY_SIZE(sc
->txqs
); i
++)
1523 if (sc
->txqs
[i
].setup
) {
1524 ath5k_hw_stop_tx_dma(ah
, sc
->txqs
[i
].qnum
);
1525 ATH5K_DBG(sc
, ATH5K_DEBUG_RESET
, "txq [%u] %x, "
1528 ath5k_hw_get_txdp(ah
,
1533 ieee80211_wake_queues(sc
->hw
); /* XXX move to callers */
1535 for (i
= 0; i
< ARRAY_SIZE(sc
->txqs
); i
++)
1536 if (sc
->txqs
[i
].setup
)
1537 ath5k_txq_drainq(sc
, &sc
->txqs
[i
]);
1541 ath5k_txq_release(struct ath5k_softc
*sc
)
1543 struct ath5k_txq
*txq
= sc
->txqs
;
1546 for (i
= 0; i
< ARRAY_SIZE(sc
->txqs
); i
++, txq
++)
1548 ath5k_hw_release_tx_queue(sc
->ah
, txq
->qnum
);
1561 * Enable the receive h/w following a reset.
1564 ath5k_rx_start(struct ath5k_softc
*sc
)
1566 struct ath5k_hw
*ah
= sc
->ah
;
1567 struct ath5k_buf
*bf
;
1570 sc
->rxbufsize
= roundup(IEEE80211_MAX_LEN
, sc
->cachelsz
);
1572 ATH5K_DBG(sc
, ATH5K_DEBUG_RESET
, "cachelsz %u rxbufsize %u\n",
1573 sc
->cachelsz
, sc
->rxbufsize
);
1577 spin_lock_bh(&sc
->rxbuflock
);
1578 list_for_each_entry(bf
, &sc
->rxbuf
, list
) {
1579 ret
= ath5k_rxbuf_setup(sc
, bf
);
1581 spin_unlock_bh(&sc
->rxbuflock
);
1585 bf
= list_first_entry(&sc
->rxbuf
, struct ath5k_buf
, list
);
1586 spin_unlock_bh(&sc
->rxbuflock
);
1588 ath5k_hw_set_rxdp(ah
, bf
->daddr
);
1589 ath5k_hw_start_rx_dma(ah
); /* enable recv descriptors */
1590 ath5k_mode_setup(sc
); /* set filters, etc. */
1591 ath5k_hw_start_rx_pcu(ah
); /* re-enable PCU/DMA engine */
1599 * Disable the receive h/w in preparation for a reset.
1602 ath5k_rx_stop(struct ath5k_softc
*sc
)
1604 struct ath5k_hw
*ah
= sc
->ah
;
1606 ath5k_hw_stop_rx_pcu(ah
); /* disable PCU */
1607 ath5k_hw_set_rx_filter(ah
, 0); /* clear recv filter */
1608 ath5k_hw_stop_rx_dma(ah
); /* disable DMA engine */
1610 ath5k_debug_printrxbuffs(sc
, ah
);
1612 sc
->rxlink
= NULL
; /* just in case */
1616 ath5k_rx_decrypted(struct ath5k_softc
*sc
, struct ath5k_desc
*ds
,
1617 struct sk_buff
*skb
, struct ath5k_rx_status
*rs
)
1619 struct ieee80211_hdr
*hdr
= (void *)skb
->data
;
1620 unsigned int keyix
, hlen
;
1622 if (!(rs
->rs_status
& AR5K_RXERR_DECRYPT
) &&
1623 rs
->rs_keyix
!= AR5K_RXKEYIX_INVALID
)
1624 return RX_FLAG_DECRYPTED
;
1626 /* Apparently when a default key is used to decrypt the packet
1627 the hw does not set the index used to decrypt. In such cases
1628 get the index from the packet. */
1629 hlen
= ieee80211_hdrlen(hdr
->frame_control
);
1630 if (ieee80211_has_protected(hdr
->frame_control
) &&
1631 !(rs
->rs_status
& AR5K_RXERR_DECRYPT
) &&
1632 skb
->len
>= hlen
+ 4) {
1633 keyix
= skb
->data
[hlen
+ 3] >> 6;
1635 if (test_bit(keyix
, sc
->keymap
))
1636 return RX_FLAG_DECRYPTED
;
1644 ath5k_check_ibss_tsf(struct ath5k_softc
*sc
, struct sk_buff
*skb
,
1645 struct ieee80211_rx_status
*rxs
)
1649 struct ieee80211_mgmt
*mgmt
= (struct ieee80211_mgmt
*)skb
->data
;
1651 if (ieee80211_is_beacon(mgmt
->frame_control
) &&
1652 le16_to_cpu(mgmt
->u
.beacon
.capab_info
) & WLAN_CAPABILITY_IBSS
&&
1653 memcmp(mgmt
->bssid
, sc
->ah
->ah_bssid
, ETH_ALEN
) == 0) {
1655 * Received an IBSS beacon with the same BSSID. Hardware *must*
1656 * have updated the local TSF. We have to work around various
1657 * hardware bugs, though...
1659 tsf
= ath5k_hw_get_tsf64(sc
->ah
);
1660 bc_tstamp
= le64_to_cpu(mgmt
->u
.beacon
.timestamp
);
1661 hw_tu
= TSF_TO_TU(tsf
);
1663 ATH5K_DBG_UNLIMIT(sc
, ATH5K_DEBUG_BEACON
,
1664 "beacon %llx mactime %llx (diff %lld) tsf now %llx\n",
1665 (unsigned long long)bc_tstamp
,
1666 (unsigned long long)rxs
->mactime
,
1667 (unsigned long long)(rxs
->mactime
- bc_tstamp
),
1668 (unsigned long long)tsf
);
1671 * Sometimes the HW will give us a wrong tstamp in the rx
1672 * status, causing the timestamp extension to go wrong.
1673 * (This seems to happen especially with beacon frames bigger
1674 * than 78 byte (incl. FCS))
1675 * But we know that the receive timestamp must be later than the
1676 * timestamp of the beacon since HW must have synced to that.
1678 * NOTE: here we assume mactime to be after the frame was
1679 * received, not like mac80211 which defines it at the start.
1681 if (bc_tstamp
> rxs
->mactime
) {
1682 ATH5K_DBG_UNLIMIT(sc
, ATH5K_DEBUG_BEACON
,
1683 "fixing mactime from %llx to %llx\n",
1684 (unsigned long long)rxs
->mactime
,
1685 (unsigned long long)tsf
);
1690 * Local TSF might have moved higher than our beacon timers,
1691 * in that case we have to update them to continue sending
1692 * beacons. This also takes care of synchronizing beacon sending
1693 * times with other stations.
1695 if (hw_tu
>= sc
->nexttbtt
)
1696 ath5k_beacon_update_timers(sc
, bc_tstamp
);
1700 static void ath5k_tasklet_beacon(unsigned long data
)
1702 struct ath5k_softc
*sc
= (struct ath5k_softc
*) data
;
1705 * Software beacon alert--time to send a beacon.
1707 * In IBSS mode we use this interrupt just to
1708 * keep track of the next TBTT (target beacon
1709 * transmission time) in order to detect wether
1710 * automatic TSF updates happened.
1712 if (sc
->opmode
== NL80211_IFTYPE_ADHOC
) {
1713 /* XXX: only if VEOL suppported */
1714 u64 tsf
= ath5k_hw_get_tsf64(sc
->ah
);
1715 sc
->nexttbtt
+= sc
->bintval
;
1716 ATH5K_DBG(sc
, ATH5K_DEBUG_BEACON
,
1717 "SWBA nexttbtt: %x hw_tu: %x "
1721 (unsigned long long) tsf
);
1723 spin_lock(&sc
->block
);
1724 ath5k_beacon_send(sc
);
1725 spin_unlock(&sc
->block
);
1730 ath5k_tasklet_rx(unsigned long data
)
1732 struct ieee80211_rx_status rxs
= {};
1733 struct ath5k_rx_status rs
= {};
1734 struct sk_buff
*skb
, *next_skb
;
1735 dma_addr_t next_skb_addr
;
1736 struct ath5k_softc
*sc
= (void *)data
;
1737 struct ath5k_buf
*bf
, *bf_last
;
1738 struct ath5k_desc
*ds
;
1743 spin_lock(&sc
->rxbuflock
);
1744 if (list_empty(&sc
->rxbuf
)) {
1745 ATH5K_WARN(sc
, "empty rx buf pool\n");
1748 bf_last
= list_entry(sc
->rxbuf
.prev
, struct ath5k_buf
, list
);
1752 bf
= list_first_entry(&sc
->rxbuf
, struct ath5k_buf
, list
);
1753 BUG_ON(bf
->skb
== NULL
);
1758 * last buffer must not be freed to ensure proper hardware
1759 * function. When the hardware finishes also a packet next to
1760 * it, we are sure, it doesn't use it anymore and we can go on.
1765 struct ath5k_buf
*bf_next
= list_entry(bf
->list
.next
,
1766 struct ath5k_buf
, list
);
1767 ret
= sc
->ah
->ah_proc_rx_desc(sc
->ah
, bf_next
->desc
,
1772 /* skip the overwritten one (even status is martian) */
1776 ret
= sc
->ah
->ah_proc_rx_desc(sc
->ah
, ds
, &rs
);
1777 if (unlikely(ret
== -EINPROGRESS
))
1779 else if (unlikely(ret
)) {
1780 ATH5K_ERR(sc
, "error in processing rx descriptor\n");
1781 spin_unlock(&sc
->rxbuflock
);
1785 if (unlikely(rs
.rs_more
)) {
1786 ATH5K_WARN(sc
, "unsupported jumbo\n");
1790 if (unlikely(rs
.rs_status
)) {
1791 if (rs
.rs_status
& AR5K_RXERR_PHY
)
1793 if (rs
.rs_status
& AR5K_RXERR_DECRYPT
) {
1795 * Decrypt error. If the error occurred
1796 * because there was no hardware key, then
1797 * let the frame through so the upper layers
1798 * can process it. This is necessary for 5210
1799 * parts which have no way to setup a ``clear''
1802 * XXX do key cache faulting
1804 if (rs
.rs_keyix
== AR5K_RXKEYIX_INVALID
&&
1805 !(rs
.rs_status
& AR5K_RXERR_CRC
))
1808 if (rs
.rs_status
& AR5K_RXERR_MIC
) {
1809 rxs
.flag
|= RX_FLAG_MMIC_ERROR
;
1813 /* let crypto-error packets fall through in MNTR */
1815 ~(AR5K_RXERR_DECRYPT
|AR5K_RXERR_MIC
)) ||
1816 sc
->opmode
!= NL80211_IFTYPE_MONITOR
)
1820 next_skb
= ath5k_rx_skb_alloc(sc
, &next_skb_addr
);
1823 * If we can't replace bf->skb with a new skb under memory
1824 * pressure, just skip this packet
1829 pci_unmap_single(sc
->pdev
, bf
->skbaddr
, sc
->rxbufsize
,
1830 PCI_DMA_FROMDEVICE
);
1831 skb_put(skb
, rs
.rs_datalen
);
1833 /* The MAC header is padded to have 32-bit boundary if the
1834 * packet payload is non-zero. The general calculation for
1835 * padsize would take into account odd header lengths:
1836 * padsize = (4 - hdrlen % 4) % 4; However, since only
1837 * even-length headers are used, padding can only be 0 or 2
1838 * bytes and we can optimize this a bit. In addition, we must
1839 * not try to remove padding from short control frames that do
1840 * not have payload. */
1841 hdrlen
= ieee80211_get_hdrlen_from_skb(skb
);
1842 padsize
= ath5k_pad_size(hdrlen
);
1844 memmove(skb
->data
+ padsize
, skb
->data
, hdrlen
);
1845 skb_pull(skb
, padsize
);
1849 * always extend the mac timestamp, since this information is
1850 * also needed for proper IBSS merging.
1852 * XXX: it might be too late to do it here, since rs_tstamp is
1853 * 15bit only. that means TSF extension has to be done within
1854 * 32768usec (about 32ms). it might be necessary to move this to
1855 * the interrupt handler, like it is done in madwifi.
1857 * Unfortunately we don't know when the hardware takes the rx
1858 * timestamp (beginning of phy frame, data frame, end of rx?).
1859 * The only thing we know is that it is hardware specific...
1860 * On AR5213 it seems the rx timestamp is at the end of the
1861 * frame, but i'm not sure.
1863 * NOTE: mac80211 defines mactime at the beginning of the first
1864 * data symbol. Since we don't have any time references it's
1865 * impossible to comply to that. This affects IBSS merge only
1866 * right now, so it's not too bad...
1868 rxs
.mactime
= ath5k_extend_tsf(sc
->ah
, rs
.rs_tstamp
);
1869 rxs
.flag
|= RX_FLAG_TSFT
;
1871 rxs
.freq
= sc
->curchan
->center_freq
;
1872 rxs
.band
= sc
->curband
->band
;
1874 rxs
.noise
= sc
->ah
->ah_noise_floor
;
1875 rxs
.signal
= rxs
.noise
+ rs
.rs_rssi
;
1877 /* An rssi of 35 indicates you should be able use
1878 * 54 Mbps reliably. A more elaborate scheme can be used
1879 * here but it requires a map of SNR/throughput for each
1880 * possible mode used */
1881 rxs
.qual
= rs
.rs_rssi
* 100 / 35;
1883 /* rssi can be more than 35 though, anything above that
1884 * should be considered at 100% */
1888 rxs
.antenna
= rs
.rs_antenna
;
1889 rxs
.rate_idx
= ath5k_hw_to_driver_rix(sc
, rs
.rs_rate
);
1890 rxs
.flag
|= ath5k_rx_decrypted(sc
, ds
, skb
, &rs
);
1892 if (rxs
.rate_idx
>= 0 && rs
.rs_rate
==
1893 sc
->curband
->bitrates
[rxs
.rate_idx
].hw_value_short
)
1894 rxs
.flag
|= RX_FLAG_SHORTPRE
;
1896 ath5k_debug_dump_skb(sc
, skb
, "RX ", 0);
1898 /* check beacons in IBSS mode */
1899 if (sc
->opmode
== NL80211_IFTYPE_ADHOC
)
1900 ath5k_check_ibss_tsf(sc
, skb
, &rxs
);
1902 __ieee80211_rx(sc
->hw
, skb
, &rxs
);
1905 bf
->skbaddr
= next_skb_addr
;
1907 list_move_tail(&bf
->list
, &sc
->rxbuf
);
1908 } while (ath5k_rxbuf_setup(sc
, bf
) == 0);
1910 spin_unlock(&sc
->rxbuflock
);
1921 ath5k_tx_processq(struct ath5k_softc
*sc
, struct ath5k_txq
*txq
)
1923 struct ath5k_tx_status ts
= {};
1924 struct ath5k_buf
*bf
, *bf0
;
1925 struct ath5k_desc
*ds
;
1926 struct sk_buff
*skb
;
1927 struct ieee80211_tx_info
*info
;
1930 spin_lock(&txq
->lock
);
1931 list_for_each_entry_safe(bf
, bf0
, &txq
->q
, list
) {
1934 ret
= sc
->ah
->ah_proc_tx_desc(sc
->ah
, ds
, &ts
);
1935 if (unlikely(ret
== -EINPROGRESS
))
1937 else if (unlikely(ret
)) {
1938 ATH5K_ERR(sc
, "error %d while processing queue %u\n",
1944 info
= IEEE80211_SKB_CB(skb
);
1947 pci_unmap_single(sc
->pdev
, bf
->skbaddr
, skb
->len
,
1950 ieee80211_tx_info_clear_status(info
);
1951 for (i
= 0; i
< 4; i
++) {
1952 struct ieee80211_tx_rate
*r
=
1953 &info
->status
.rates
[i
];
1955 if (ts
.ts_rate
[i
]) {
1956 r
->idx
= ath5k_hw_to_driver_rix(sc
, ts
.ts_rate
[i
]);
1957 r
->count
= ts
.ts_retry
[i
];
1964 /* count the successful attempt as well */
1965 info
->status
.rates
[ts
.ts_final_idx
].count
++;
1967 if (unlikely(ts
.ts_status
)) {
1968 sc
->ll_stats
.dot11ACKFailureCount
++;
1969 if (ts
.ts_status
& AR5K_TXERR_FILT
)
1970 info
->flags
|= IEEE80211_TX_STAT_TX_FILTERED
;
1972 info
->flags
|= IEEE80211_TX_STAT_ACK
;
1973 info
->status
.ack_signal
= ts
.ts_rssi
;
1976 ieee80211_tx_status(sc
->hw
, skb
);
1977 sc
->tx_stats
[txq
->qnum
].count
++;
1979 spin_lock(&sc
->txbuflock
);
1980 sc
->tx_stats
[txq
->qnum
].len
--;
1981 list_move_tail(&bf
->list
, &sc
->txbuf
);
1983 spin_unlock(&sc
->txbuflock
);
1985 if (likely(list_empty(&txq
->q
)))
1987 spin_unlock(&txq
->lock
);
1988 if (sc
->txbuf_len
> ATH_TXBUF
/ 5)
1989 ieee80211_wake_queues(sc
->hw
);
1993 ath5k_tasklet_tx(unsigned long data
)
1995 struct ath5k_softc
*sc
= (void *)data
;
1997 ath5k_tx_processq(sc
, sc
->txq
);
2006 * Setup the beacon frame for transmit.
2009 ath5k_beacon_setup(struct ath5k_softc
*sc
, struct ath5k_buf
*bf
)
2011 struct sk_buff
*skb
= bf
->skb
;
2012 struct ieee80211_tx_info
*info
= IEEE80211_SKB_CB(skb
);
2013 struct ath5k_hw
*ah
= sc
->ah
;
2014 struct ath5k_desc
*ds
;
2015 int ret
, antenna
= 0;
2018 bf
->skbaddr
= pci_map_single(sc
->pdev
, skb
->data
, skb
->len
,
2020 ATH5K_DBG(sc
, ATH5K_DEBUG_BEACON
, "skb %p [data %p len %u] "
2021 "skbaddr %llx\n", skb
, skb
->data
, skb
->len
,
2022 (unsigned long long)bf
->skbaddr
);
2023 if (pci_dma_mapping_error(sc
->pdev
, bf
->skbaddr
)) {
2024 ATH5K_ERR(sc
, "beacon DMA mapping failed\n");
2030 flags
= AR5K_TXDESC_NOACK
;
2031 if (sc
->opmode
== NL80211_IFTYPE_ADHOC
&& ath5k_hw_hasveol(ah
)) {
2032 ds
->ds_link
= bf
->daddr
; /* self-linked */
2033 flags
|= AR5K_TXDESC_VEOL
;
2035 * Let hardware handle antenna switching if txantenna is not set
2040 * Switch antenna every 4 beacons if txantenna is not set
2041 * XXX assumes two antennas
2044 antenna
= sc
->bsent
& 4 ? 2 : 1;
2047 ds
->ds_data
= bf
->skbaddr
;
2048 ret
= ah
->ah_setup_tx_desc(ah
, ds
, skb
->len
,
2049 ieee80211_get_hdrlen_from_skb(skb
),
2050 AR5K_PKT_TYPE_BEACON
, (sc
->power_level
* 2),
2051 ieee80211_get_tx_rate(sc
->hw
, info
)->hw_value
,
2052 1, AR5K_TXKEYIX_INVALID
,
2053 antenna
, flags
, 0, 0);
2059 pci_unmap_single(sc
->pdev
, bf
->skbaddr
, skb
->len
, PCI_DMA_TODEVICE
);
2064 * Transmit a beacon frame at SWBA. Dynamic updates to the
2065 * frame contents are done as needed and the slot time is
2066 * also adjusted based on current state.
2068 * This is called from software irq context (beacontq or restq
2069 * tasklets) or user context from ath5k_beacon_config.
2072 ath5k_beacon_send(struct ath5k_softc
*sc
)
2074 struct ath5k_buf
*bf
= sc
->bbuf
;
2075 struct ath5k_hw
*ah
= sc
->ah
;
2077 ATH5K_DBG_UNLIMIT(sc
, ATH5K_DEBUG_BEACON
, "in beacon_send\n");
2079 if (unlikely(bf
->skb
== NULL
|| sc
->opmode
== NL80211_IFTYPE_STATION
||
2080 sc
->opmode
== NL80211_IFTYPE_MONITOR
)) {
2081 ATH5K_WARN(sc
, "bf=%p bf_skb=%p\n", bf
, bf
? bf
->skb
: NULL
);
2085 * Check if the previous beacon has gone out. If
2086 * not don't don't try to post another, skip this
2087 * period and wait for the next. Missed beacons
2088 * indicate a problem and should not occur. If we
2089 * miss too many consecutive beacons reset the device.
2091 if (unlikely(ath5k_hw_num_tx_pending(ah
, sc
->bhalq
) != 0)) {
2093 ATH5K_DBG(sc
, ATH5K_DEBUG_BEACON
,
2094 "missed %u consecutive beacons\n", sc
->bmisscount
);
2095 if (sc
->bmisscount
> 3) { /* NB: 3 is a guess */
2096 ATH5K_DBG(sc
, ATH5K_DEBUG_BEACON
,
2097 "stuck beacon time (%u missed)\n",
2099 tasklet_schedule(&sc
->restq
);
2103 if (unlikely(sc
->bmisscount
!= 0)) {
2104 ATH5K_DBG(sc
, ATH5K_DEBUG_BEACON
,
2105 "resume beacon xmit after %u misses\n",
2111 * Stop any current dma and put the new frame on the queue.
2112 * This should never fail since we check above that no frames
2113 * are still pending on the queue.
2115 if (unlikely(ath5k_hw_stop_tx_dma(ah
, sc
->bhalq
))) {
2116 ATH5K_WARN(sc
, "beacon queue %u didn't stop?\n", sc
->bhalq
);
2117 /* NB: hw still stops DMA, so proceed */
2120 ath5k_hw_set_txdp(ah
, sc
->bhalq
, bf
->daddr
);
2121 ath5k_hw_start_tx_dma(ah
, sc
->bhalq
);
2122 ATH5K_DBG(sc
, ATH5K_DEBUG_BEACON
, "TXDP[%u] = %llx (%p)\n",
2123 sc
->bhalq
, (unsigned long long)bf
->daddr
, bf
->desc
);
2130 * ath5k_beacon_update_timers - update beacon timers
2132 * @sc: struct ath5k_softc pointer we are operating on
2133 * @bc_tsf: the timestamp of the beacon. 0 to reset the TSF. -1 to perform a
2134 * beacon timer update based on the current HW TSF.
2136 * Calculate the next target beacon transmit time (TBTT) based on the timestamp
2137 * of a received beacon or the current local hardware TSF and write it to the
2138 * beacon timer registers.
2140 * This is called in a variety of situations, e.g. when a beacon is received,
2141 * when a TSF update has been detected, but also when an new IBSS is created or
2142 * when we otherwise know we have to update the timers, but we keep it in this
2143 * function to have it all together in one place.
2146 ath5k_beacon_update_timers(struct ath5k_softc
*sc
, u64 bc_tsf
)
2148 struct ath5k_hw
*ah
= sc
->ah
;
2149 u32 nexttbtt
, intval
, hw_tu
, bc_tu
;
2152 intval
= sc
->bintval
& AR5K_BEACON_PERIOD
;
2153 if (WARN_ON(!intval
))
2156 /* beacon TSF converted to TU */
2157 bc_tu
= TSF_TO_TU(bc_tsf
);
2159 /* current TSF converted to TU */
2160 hw_tsf
= ath5k_hw_get_tsf64(ah
);
2161 hw_tu
= TSF_TO_TU(hw_tsf
);
2164 /* we use FUDGE to make sure the next TBTT is ahead of the current TU */
2167 * no beacons received, called internally.
2168 * just need to refresh timers based on HW TSF.
2170 nexttbtt
= roundup(hw_tu
+ FUDGE
, intval
);
2171 } else if (bc_tsf
== 0) {
2173 * no beacon received, probably called by ath5k_reset_tsf().
2174 * reset TSF to start with 0.
2177 intval
|= AR5K_BEACON_RESET_TSF
;
2178 } else if (bc_tsf
> hw_tsf
) {
2180 * beacon received, SW merge happend but HW TSF not yet updated.
2181 * not possible to reconfigure timers yet, but next time we
2182 * receive a beacon with the same BSSID, the hardware will
2183 * automatically update the TSF and then we need to reconfigure
2186 ATH5K_DBG_UNLIMIT(sc
, ATH5K_DEBUG_BEACON
,
2187 "need to wait for HW TSF sync\n");
2191 * most important case for beacon synchronization between STA.
2193 * beacon received and HW TSF has been already updated by HW.
2194 * update next TBTT based on the TSF of the beacon, but make
2195 * sure it is ahead of our local TSF timer.
2197 nexttbtt
= bc_tu
+ roundup(hw_tu
+ FUDGE
- bc_tu
, intval
);
2201 sc
->nexttbtt
= nexttbtt
;
2203 intval
|= AR5K_BEACON_ENA
;
2204 ath5k_hw_init_beacon(ah
, nexttbtt
, intval
);
2207 * debugging output last in order to preserve the time critical aspect
2211 ATH5K_DBG_UNLIMIT(sc
, ATH5K_DEBUG_BEACON
,
2212 "reconfigured timers based on HW TSF\n");
2213 else if (bc_tsf
== 0)
2214 ATH5K_DBG_UNLIMIT(sc
, ATH5K_DEBUG_BEACON
,
2215 "reset HW TSF and timers\n");
2217 ATH5K_DBG_UNLIMIT(sc
, ATH5K_DEBUG_BEACON
,
2218 "updated timers based on beacon TSF\n");
2220 ATH5K_DBG_UNLIMIT(sc
, ATH5K_DEBUG_BEACON
,
2221 "bc_tsf %llx hw_tsf %llx bc_tu %u hw_tu %u nexttbtt %u\n",
2222 (unsigned long long) bc_tsf
,
2223 (unsigned long long) hw_tsf
, bc_tu
, hw_tu
, nexttbtt
);
2224 ATH5K_DBG_UNLIMIT(sc
, ATH5K_DEBUG_BEACON
, "intval %u %s %s\n",
2225 intval
& AR5K_BEACON_PERIOD
,
2226 intval
& AR5K_BEACON_ENA
? "AR5K_BEACON_ENA" : "",
2227 intval
& AR5K_BEACON_RESET_TSF
? "AR5K_BEACON_RESET_TSF" : "");
2232 * ath5k_beacon_config - Configure the beacon queues and interrupts
2234 * @sc: struct ath5k_softc pointer we are operating on
2236 * In IBSS mode we use a self-linked tx descriptor if possible. We enable SWBA
2237 * interrupts to detect TSF updates only.
2240 ath5k_beacon_config(struct ath5k_softc
*sc
)
2242 struct ath5k_hw
*ah
= sc
->ah
;
2243 unsigned long flags
;
2245 ath5k_hw_set_imr(ah
, 0);
2247 sc
->imask
&= ~(AR5K_INT_BMISS
| AR5K_INT_SWBA
);
2249 if (sc
->opmode
== NL80211_IFTYPE_ADHOC
||
2250 sc
->opmode
== NL80211_IFTYPE_MESH_POINT
||
2251 sc
->opmode
== NL80211_IFTYPE_AP
) {
2253 * In IBSS mode we use a self-linked tx descriptor and let the
2254 * hardware send the beacons automatically. We have to load it
2256 * We use the SWBA interrupt only to keep track of the beacon
2257 * timers in order to detect automatic TSF updates.
2259 ath5k_beaconq_config(sc
);
2261 sc
->imask
|= AR5K_INT_SWBA
;
2263 if (sc
->opmode
== NL80211_IFTYPE_ADHOC
) {
2264 if (ath5k_hw_hasveol(ah
)) {
2265 spin_lock_irqsave(&sc
->block
, flags
);
2266 ath5k_beacon_send(sc
);
2267 spin_unlock_irqrestore(&sc
->block
, flags
);
2270 ath5k_beacon_update_timers(sc
, -1);
2273 ath5k_hw_set_imr(ah
, sc
->imask
);
2277 /********************\
2278 * Interrupt handling *
2279 \********************/
2282 ath5k_init(struct ath5k_softc
*sc
)
2284 struct ath5k_hw
*ah
= sc
->ah
;
2287 mutex_lock(&sc
->lock
);
2289 ATH5K_DBG(sc
, ATH5K_DEBUG_RESET
, "mode %d\n", sc
->opmode
);
2292 * Stop anything previously setup. This is safe
2293 * no matter this is the first time through or not.
2295 ath5k_stop_locked(sc
);
2298 * The basic interface to setting the hardware in a good
2299 * state is ``reset''. On return the hardware is known to
2300 * be powered up and with interrupts disabled. This must
2301 * be followed by initialization of the appropriate bits
2302 * and then setup of the interrupt mask.
2304 sc
->curchan
= sc
->hw
->conf
.channel
;
2305 sc
->curband
= &sc
->sbands
[sc
->curchan
->band
];
2306 sc
->imask
= AR5K_INT_RXOK
| AR5K_INT_RXERR
| AR5K_INT_RXEOL
|
2307 AR5K_INT_RXORN
| AR5K_INT_TXDESC
| AR5K_INT_TXEOL
|
2308 AR5K_INT_FATAL
| AR5K_INT_GLOBAL
;
2309 ret
= ath5k_reset(sc
, false, false);
2314 * Reset the key cache since some parts do not reset the
2315 * contents on initial power up or resume from suspend.
2317 for (i
= 0; i
< AR5K_KEYTABLE_SIZE
; i
++)
2318 ath5k_hw_reset_key(ah
, i
);
2320 /* Set ack to be sent at low bit-rates */
2321 ath5k_hw_set_ack_bitrate_high(ah
, false);
2323 mod_timer(&sc
->calib_tim
, round_jiffies(jiffies
+
2324 msecs_to_jiffies(ath5k_calinterval
* 1000)));
2329 mutex_unlock(&sc
->lock
);
2334 ath5k_stop_locked(struct ath5k_softc
*sc
)
2336 struct ath5k_hw
*ah
= sc
->ah
;
2338 ATH5K_DBG(sc
, ATH5K_DEBUG_RESET
, "invalid %u\n",
2339 test_bit(ATH_STAT_INVALID
, sc
->status
));
2342 * Shutdown the hardware and driver:
2343 * stop output from above
2344 * disable interrupts
2346 * turn off the radio
2347 * clear transmit machinery
2348 * clear receive machinery
2349 * drain and release tx queues
2350 * reclaim beacon resources
2351 * power down hardware
2353 * Note that some of this work is not possible if the
2354 * hardware is gone (invalid).
2356 ieee80211_stop_queues(sc
->hw
);
2358 if (!test_bit(ATH_STAT_INVALID
, sc
->status
)) {
2360 ath5k_hw_set_imr(ah
, 0);
2361 synchronize_irq(sc
->pdev
->irq
);
2363 ath5k_txq_cleanup(sc
);
2364 if (!test_bit(ATH_STAT_INVALID
, sc
->status
)) {
2366 ath5k_hw_phy_disable(ah
);
2374 * Stop the device, grabbing the top-level lock to protect
2375 * against concurrent entry through ath5k_init (which can happen
2376 * if another thread does a system call and the thread doing the
2377 * stop is preempted).
2380 ath5k_stop_hw(struct ath5k_softc
*sc
)
2384 mutex_lock(&sc
->lock
);
2385 ret
= ath5k_stop_locked(sc
);
2386 if (ret
== 0 && !test_bit(ATH_STAT_INVALID
, sc
->status
)) {
2388 * Set the chip in full sleep mode. Note that we are
2389 * careful to do this only when bringing the interface
2390 * completely to a stop. When the chip is in this state
2391 * it must be carefully woken up or references to
2392 * registers in the PCI clock domain may freeze the bus
2393 * (and system). This varies by chip and is mostly an
2394 * issue with newer parts that go to sleep more quickly.
2396 if (sc
->ah
->ah_mac_srev
>= 0x78) {
2399 * don't put newer MAC revisions > 7.8 to sleep because
2400 * of the above mentioned problems
2402 ATH5K_DBG(sc
, ATH5K_DEBUG_RESET
, "mac version > 7.8, "
2403 "not putting device to sleep\n");
2405 ATH5K_DBG(sc
, ATH5K_DEBUG_RESET
,
2406 "putting device to full sleep\n");
2407 ath5k_hw_set_power(sc
->ah
, AR5K_PM_FULL_SLEEP
, true, 0);
2410 ath5k_txbuf_free(sc
, sc
->bbuf
);
2413 mutex_unlock(&sc
->lock
);
2415 del_timer_sync(&sc
->calib_tim
);
2416 tasklet_kill(&sc
->rxtq
);
2417 tasklet_kill(&sc
->txtq
);
2418 tasklet_kill(&sc
->restq
);
2419 tasklet_kill(&sc
->beacontq
);
2425 ath5k_intr(int irq
, void *dev_id
)
2427 struct ath5k_softc
*sc
= dev_id
;
2428 struct ath5k_hw
*ah
= sc
->ah
;
2429 enum ath5k_int status
;
2430 unsigned int counter
= 1000;
2432 if (unlikely(test_bit(ATH_STAT_INVALID
, sc
->status
) ||
2433 !ath5k_hw_is_intr_pending(ah
)))
2437 ath5k_hw_get_isr(ah
, &status
); /* NB: clears IRQ too */
2438 ATH5K_DBG(sc
, ATH5K_DEBUG_INTR
, "status 0x%x/0x%x\n",
2440 if (unlikely(status
& AR5K_INT_FATAL
)) {
2442 * Fatal errors are unrecoverable.
2443 * Typically these are caused by DMA errors.
2445 tasklet_schedule(&sc
->restq
);
2446 } else if (unlikely(status
& AR5K_INT_RXORN
)) {
2447 tasklet_schedule(&sc
->restq
);
2449 if (status
& AR5K_INT_SWBA
) {
2450 tasklet_schedule(&sc
->beacontq
);
2452 if (status
& AR5K_INT_RXEOL
) {
2454 * NB: the hardware should re-read the link when
2455 * RXE bit is written, but it doesn't work at
2456 * least on older hardware revs.
2460 if (status
& AR5K_INT_TXURN
) {
2461 /* bump tx trigger level */
2462 ath5k_hw_update_tx_triglevel(ah
, true);
2464 if (status
& (AR5K_INT_RXOK
| AR5K_INT_RXERR
))
2465 tasklet_schedule(&sc
->rxtq
);
2466 if (status
& (AR5K_INT_TXOK
| AR5K_INT_TXDESC
2467 | AR5K_INT_TXERR
| AR5K_INT_TXEOL
))
2468 tasklet_schedule(&sc
->txtq
);
2469 if (status
& AR5K_INT_BMISS
) {
2472 if (status
& AR5K_INT_MIB
) {
2474 * These stats are also used for ANI i think
2475 * so how about updating them more often ?
2477 ath5k_hw_update_mib_counters(ah
, &sc
->ll_stats
);
2480 } while (ath5k_hw_is_intr_pending(ah
) && counter
-- > 0);
2482 if (unlikely(!counter
))
2483 ATH5K_WARN(sc
, "too many interrupts, giving up for now\n");
2489 ath5k_tasklet_reset(unsigned long data
)
2491 struct ath5k_softc
*sc
= (void *)data
;
2493 ath5k_reset_wake(sc
);
2497 * Periodically recalibrate the PHY to account
2498 * for temperature/environment changes.
2501 ath5k_calibrate(unsigned long data
)
2503 struct ath5k_softc
*sc
= (void *)data
;
2504 struct ath5k_hw
*ah
= sc
->ah
;
2506 ATH5K_DBG(sc
, ATH5K_DEBUG_CALIBRATE
, "channel %u/%x\n",
2507 ieee80211_frequency_to_channel(sc
->curchan
->center_freq
),
2508 sc
->curchan
->hw_value
);
2510 if (ath5k_hw_gainf_calibrate(ah
) == AR5K_RFGAIN_NEED_CHANGE
) {
2512 * Rfgain is out of bounds, reset the chip
2513 * to load new gain values.
2515 ATH5K_DBG(sc
, ATH5K_DEBUG_RESET
, "calibration, resetting\n");
2516 ath5k_reset_wake(sc
);
2518 if (ath5k_hw_phy_calibrate(ah
, sc
->curchan
))
2519 ATH5K_ERR(sc
, "calibration of channel %u failed\n",
2520 ieee80211_frequency_to_channel(
2521 sc
->curchan
->center_freq
));
2523 mod_timer(&sc
->calib_tim
, round_jiffies(jiffies
+
2524 msecs_to_jiffies(ath5k_calinterval
* 1000)));
2528 /********************\
2529 * Mac80211 functions *
2530 \********************/
2533 ath5k_tx(struct ieee80211_hw
*hw
, struct sk_buff
*skb
)
2535 struct ath5k_softc
*sc
= hw
->priv
;
2536 struct ath5k_buf
*bf
;
2537 unsigned long flags
;
2541 ath5k_debug_dump_skb(sc
, skb
, "TX ", 1);
2543 if (sc
->opmode
== NL80211_IFTYPE_MONITOR
)
2544 ATH5K_DBG(sc
, ATH5K_DEBUG_XMIT
, "tx in monitor (scan?)\n");
2547 * the hardware expects the header padded to 4 byte boundaries
2548 * if this is not the case we add the padding after the header
2550 hdrlen
= ieee80211_get_hdrlen_from_skb(skb
);
2551 padsize
= ath5k_pad_size(hdrlen
);
2554 if (skb_headroom(skb
) < padsize
) {
2555 ATH5K_ERR(sc
, "tx hdrlen not %%4: %d not enough"
2556 " headroom to pad %d\n", hdrlen
, padsize
);
2557 return NETDEV_TX_BUSY
;
2559 skb_push(skb
, padsize
);
2560 memmove(skb
->data
, skb
->data
+padsize
, hdrlen
);
2563 spin_lock_irqsave(&sc
->txbuflock
, flags
);
2564 if (list_empty(&sc
->txbuf
)) {
2565 ATH5K_ERR(sc
, "no further txbuf available, dropping packet\n");
2566 spin_unlock_irqrestore(&sc
->txbuflock
, flags
);
2567 ieee80211_stop_queue(hw
, skb_get_queue_mapping(skb
));
2568 return NETDEV_TX_BUSY
;
2570 bf
= list_first_entry(&sc
->txbuf
, struct ath5k_buf
, list
);
2571 list_del(&bf
->list
);
2573 if (list_empty(&sc
->txbuf
))
2574 ieee80211_stop_queues(hw
);
2575 spin_unlock_irqrestore(&sc
->txbuflock
, flags
);
2579 if (ath5k_txbuf_setup(sc
, bf
)) {
2581 spin_lock_irqsave(&sc
->txbuflock
, flags
);
2582 list_add_tail(&bf
->list
, &sc
->txbuf
);
2584 spin_unlock_irqrestore(&sc
->txbuflock
, flags
);
2585 dev_kfree_skb_any(skb
);
2586 return NETDEV_TX_OK
;
2589 return NETDEV_TX_OK
;
2593 ath5k_reset(struct ath5k_softc
*sc
, bool stop
, bool change_channel
)
2595 struct ath5k_hw
*ah
= sc
->ah
;
2598 ATH5K_DBG(sc
, ATH5K_DEBUG_RESET
, "resetting\n");
2601 ath5k_hw_set_imr(ah
, 0);
2602 ath5k_txq_cleanup(sc
);
2605 ret
= ath5k_hw_reset(ah
, sc
->opmode
, sc
->curchan
, true);
2607 ATH5K_ERR(sc
, "can't reset hardware (%d)\n", ret
);
2612 * This is needed only to setup initial state
2613 * but it's best done after a reset.
2615 ath5k_hw_set_txpower_limit(sc
->ah
, 0);
2617 ret
= ath5k_rx_start(sc
);
2619 ATH5K_ERR(sc
, "can't start recv logic\n");
2624 * Change channels and update the h/w rate map if we're switching;
2625 * e.g. 11a to 11b/g.
2627 * We may be doing a reset in response to an ioctl that changes the
2628 * channel so update any state that might change as a result.
2632 /* ath5k_chan_change(sc, c); */
2634 ath5k_beacon_config(sc
);
2635 /* intrs are enabled by ath5k_beacon_config */
2643 ath5k_reset_wake(struct ath5k_softc
*sc
)
2647 ret
= ath5k_reset(sc
, true, true);
2649 ieee80211_wake_queues(sc
->hw
);
2654 static int ath5k_start(struct ieee80211_hw
*hw
)
2656 return ath5k_init(hw
->priv
);
2659 static void ath5k_stop(struct ieee80211_hw
*hw
)
2661 ath5k_stop_hw(hw
->priv
);
2664 static int ath5k_add_interface(struct ieee80211_hw
*hw
,
2665 struct ieee80211_if_init_conf
*conf
)
2667 struct ath5k_softc
*sc
= hw
->priv
;
2670 mutex_lock(&sc
->lock
);
2676 sc
->vif
= conf
->vif
;
2678 switch (conf
->type
) {
2679 case NL80211_IFTYPE_AP
:
2680 case NL80211_IFTYPE_STATION
:
2681 case NL80211_IFTYPE_ADHOC
:
2682 case NL80211_IFTYPE_MESH_POINT
:
2683 case NL80211_IFTYPE_MONITOR
:
2684 sc
->opmode
= conf
->type
;
2691 /* Set to a reasonable value. Note that this will
2692 * be set to mac80211's value at ath5k_config(). */
2694 ath5k_hw_set_lladdr(sc
->ah
, conf
->mac_addr
);
2698 mutex_unlock(&sc
->lock
);
2703 ath5k_remove_interface(struct ieee80211_hw
*hw
,
2704 struct ieee80211_if_init_conf
*conf
)
2706 struct ath5k_softc
*sc
= hw
->priv
;
2707 u8 mac
[ETH_ALEN
] = {};
2709 mutex_lock(&sc
->lock
);
2710 if (sc
->vif
!= conf
->vif
)
2713 ath5k_hw_set_lladdr(sc
->ah
, mac
);
2716 mutex_unlock(&sc
->lock
);
2720 * TODO: Phy disable/diversity etc
2723 ath5k_config(struct ieee80211_hw
*hw
, u32 changed
)
2725 struct ath5k_softc
*sc
= hw
->priv
;
2726 struct ieee80211_conf
*conf
= &hw
->conf
;
2729 mutex_lock(&sc
->lock
);
2731 sc
->bintval
= conf
->beacon_int
;
2732 sc
->power_level
= conf
->power_level
;
2734 ret
= ath5k_chan_set(sc
, conf
->channel
);
2736 mutex_unlock(&sc
->lock
);
2741 ath5k_config_interface(struct ieee80211_hw
*hw
, struct ieee80211_vif
*vif
,
2742 struct ieee80211_if_conf
*conf
)
2744 struct ath5k_softc
*sc
= hw
->priv
;
2745 struct ath5k_hw
*ah
= sc
->ah
;
2748 mutex_lock(&sc
->lock
);
2749 if (sc
->vif
!= vif
) {
2753 if (conf
->changed
& IEEE80211_IFCC_BSSID
&& conf
->bssid
) {
2754 /* Cache for later use during resets */
2755 memcpy(ah
->ah_bssid
, conf
->bssid
, ETH_ALEN
);
2756 /* XXX: assoc id is set to 0 for now, mac80211 doesn't have
2757 * a clean way of letting us retrieve this yet. */
2758 ath5k_hw_set_associd(ah
, ah
->ah_bssid
, 0);
2761 if (conf
->changed
& IEEE80211_IFCC_BEACON
&&
2762 (vif
->type
== NL80211_IFTYPE_ADHOC
||
2763 vif
->type
== NL80211_IFTYPE_MESH_POINT
||
2764 vif
->type
== NL80211_IFTYPE_AP
)) {
2765 struct sk_buff
*beacon
= ieee80211_beacon_get(hw
, vif
);
2770 ath5k_beacon_update(sc
, beacon
);
2774 mutex_unlock(&sc
->lock
);
2778 #define SUPPORTED_FIF_FLAGS \
2779 FIF_PROMISC_IN_BSS | FIF_ALLMULTI | FIF_FCSFAIL | \
2780 FIF_PLCPFAIL | FIF_CONTROL | FIF_OTHER_BSS | \
2781 FIF_BCN_PRBRESP_PROMISC
2783 * o always accept unicast, broadcast, and multicast traffic
2784 * o multicast traffic for all BSSIDs will be enabled if mac80211
2786 * o maintain current state of phy ofdm or phy cck error reception.
2787 * If the hardware detects any of these type of errors then
2788 * ath5k_hw_get_rx_filter() will pass to us the respective
2789 * hardware filters to be able to receive these type of frames.
2790 * o probe request frames are accepted only when operating in
2791 * hostap, adhoc, or monitor modes
2792 * o enable promiscuous mode according to the interface state
2794 * - when operating in adhoc mode so the 802.11 layer creates
2795 * node table entries for peers,
2796 * - when operating in station mode for collecting rssi data when
2797 * the station is otherwise quiet, or
2800 static void ath5k_configure_filter(struct ieee80211_hw
*hw
,
2801 unsigned int changed_flags
,
2802 unsigned int *new_flags
,
2803 int mc_count
, struct dev_mc_list
*mclist
)
2805 struct ath5k_softc
*sc
= hw
->priv
;
2806 struct ath5k_hw
*ah
= sc
->ah
;
2807 u32 mfilt
[2], val
, rfilt
;
2814 /* Only deal with supported flags */
2815 changed_flags
&= SUPPORTED_FIF_FLAGS
;
2816 *new_flags
&= SUPPORTED_FIF_FLAGS
;
2818 /* If HW detects any phy or radar errors, leave those filters on.
2819 * Also, always enable Unicast, Broadcasts and Multicast
2820 * XXX: move unicast, bssid broadcasts and multicast to mac80211 */
2821 rfilt
= (ath5k_hw_get_rx_filter(ah
) & (AR5K_RX_FILTER_PHYERR
)) |
2822 (AR5K_RX_FILTER_UCAST
| AR5K_RX_FILTER_BCAST
|
2823 AR5K_RX_FILTER_MCAST
);
2825 if (changed_flags
& (FIF_PROMISC_IN_BSS
| FIF_OTHER_BSS
)) {
2826 if (*new_flags
& FIF_PROMISC_IN_BSS
) {
2827 rfilt
|= AR5K_RX_FILTER_PROM
;
2828 __set_bit(ATH_STAT_PROMISC
, sc
->status
);
2830 __clear_bit(ATH_STAT_PROMISC
, sc
->status
);
2834 /* Note, AR5K_RX_FILTER_MCAST is already enabled */
2835 if (*new_flags
& FIF_ALLMULTI
) {
2839 for (i
= 0; i
< mc_count
; i
++) {
2842 /* calculate XOR of eight 6-bit values */
2843 val
= get_unaligned_le32(mclist
->dmi_addr
+ 0);
2844 pos
= (val
>> 18) ^ (val
>> 12) ^ (val
>> 6) ^ val
;
2845 val
= get_unaligned_le32(mclist
->dmi_addr
+ 3);
2846 pos
^= (val
>> 18) ^ (val
>> 12) ^ (val
>> 6) ^ val
;
2848 mfilt
[pos
/ 32] |= (1 << (pos
% 32));
2849 /* XXX: we might be able to just do this instead,
2850 * but not sure, needs testing, if we do use this we'd
2851 * neet to inform below to not reset the mcast */
2852 /* ath5k_hw_set_mcast_filterindex(ah,
2853 * mclist->dmi_addr[5]); */
2854 mclist
= mclist
->next
;
2858 /* This is the best we can do */
2859 if (*new_flags
& (FIF_FCSFAIL
| FIF_PLCPFAIL
))
2860 rfilt
|= AR5K_RX_FILTER_PHYERR
;
2862 /* FIF_BCN_PRBRESP_PROMISC really means to enable beacons
2863 * and probes for any BSSID, this needs testing */
2864 if (*new_flags
& FIF_BCN_PRBRESP_PROMISC
)
2865 rfilt
|= AR5K_RX_FILTER_BEACON
| AR5K_RX_FILTER_PROBEREQ
;
2867 /* FIF_CONTROL doc says that if FIF_PROMISC_IN_BSS is not
2868 * set we should only pass on control frames for this
2869 * station. This needs testing. I believe right now this
2870 * enables *all* control frames, which is OK.. but
2871 * but we should see if we can improve on granularity */
2872 if (*new_flags
& FIF_CONTROL
)
2873 rfilt
|= AR5K_RX_FILTER_CONTROL
;
2875 /* Additional settings per mode -- this is per ath5k */
2877 /* XXX move these to mac80211, and add a beacon IFF flag to mac80211 */
2879 if (sc
->opmode
== NL80211_IFTYPE_MONITOR
)
2880 rfilt
|= AR5K_RX_FILTER_CONTROL
| AR5K_RX_FILTER_BEACON
|
2881 AR5K_RX_FILTER_PROBEREQ
| AR5K_RX_FILTER_PROM
;
2882 if (sc
->opmode
!= NL80211_IFTYPE_STATION
)
2883 rfilt
|= AR5K_RX_FILTER_PROBEREQ
;
2884 if (sc
->opmode
!= NL80211_IFTYPE_AP
&&
2885 sc
->opmode
!= NL80211_IFTYPE_MESH_POINT
&&
2886 test_bit(ATH_STAT_PROMISC
, sc
->status
))
2887 rfilt
|= AR5K_RX_FILTER_PROM
;
2888 if ((sc
->opmode
== NL80211_IFTYPE_STATION
&& sc
->assoc
) ||
2889 sc
->opmode
== NL80211_IFTYPE_ADHOC
||
2890 sc
->opmode
== NL80211_IFTYPE_AP
)
2891 rfilt
|= AR5K_RX_FILTER_BEACON
;
2892 if (sc
->opmode
== NL80211_IFTYPE_MESH_POINT
)
2893 rfilt
|= AR5K_RX_FILTER_CONTROL
| AR5K_RX_FILTER_BEACON
|
2894 AR5K_RX_FILTER_PROBEREQ
| AR5K_RX_FILTER_PROM
;
2897 ath5k_hw_set_rx_filter(ah
, rfilt
);
2899 /* Set multicast bits */
2900 ath5k_hw_set_mcast_filter(ah
, mfilt
[0], mfilt
[1]);
2901 /* Set the cached hw filter flags, this will alter actually
2903 sc
->filter_flags
= rfilt
;
2907 ath5k_set_key(struct ieee80211_hw
*hw
, enum set_key_cmd cmd
,
2908 struct ieee80211_vif
*vif
, struct ieee80211_sta
*sta
,
2909 struct ieee80211_key_conf
*key
)
2911 struct ath5k_softc
*sc
= hw
->priv
;
2914 if (modparam_nohwcrypt
)
2928 mutex_lock(&sc
->lock
);
2932 ret
= ath5k_hw_set_key(sc
->ah
, key
->keyidx
, key
,
2933 sta
? sta
->addr
: NULL
);
2935 ATH5K_ERR(sc
, "can't set the key\n");
2938 __set_bit(key
->keyidx
, sc
->keymap
);
2939 key
->hw_key_idx
= key
->keyidx
;
2940 key
->flags
|= (IEEE80211_KEY_FLAG_GENERATE_IV
|
2941 IEEE80211_KEY_FLAG_GENERATE_MMIC
);
2944 ath5k_hw_reset_key(sc
->ah
, key
->keyidx
);
2945 __clear_bit(key
->keyidx
, sc
->keymap
);
2954 mutex_unlock(&sc
->lock
);
2959 ath5k_get_stats(struct ieee80211_hw
*hw
,
2960 struct ieee80211_low_level_stats
*stats
)
2962 struct ath5k_softc
*sc
= hw
->priv
;
2963 struct ath5k_hw
*ah
= sc
->ah
;
2966 ath5k_hw_update_mib_counters(ah
, &sc
->ll_stats
);
2968 memcpy(stats
, &sc
->ll_stats
, sizeof(sc
->ll_stats
));
2974 ath5k_get_tx_stats(struct ieee80211_hw
*hw
,
2975 struct ieee80211_tx_queue_stats
*stats
)
2977 struct ath5k_softc
*sc
= hw
->priv
;
2979 memcpy(stats
, &sc
->tx_stats
, sizeof(sc
->tx_stats
));
2985 ath5k_get_tsf(struct ieee80211_hw
*hw
)
2987 struct ath5k_softc
*sc
= hw
->priv
;
2989 return ath5k_hw_get_tsf64(sc
->ah
);
2993 ath5k_set_tsf(struct ieee80211_hw
*hw
, u64 tsf
)
2995 struct ath5k_softc
*sc
= hw
->priv
;
2997 ath5k_hw_set_tsf64(sc
->ah
, tsf
);
3001 ath5k_reset_tsf(struct ieee80211_hw
*hw
)
3003 struct ath5k_softc
*sc
= hw
->priv
;
3006 * in IBSS mode we need to update the beacon timers too.
3007 * this will also reset the TSF if we call it with 0
3009 if (sc
->opmode
== NL80211_IFTYPE_ADHOC
)
3010 ath5k_beacon_update_timers(sc
, 0);
3012 ath5k_hw_reset_tsf(sc
->ah
);
3016 ath5k_beacon_update(struct ath5k_softc
*sc
, struct sk_buff
*skb
)
3018 unsigned long flags
;
3021 ath5k_debug_dump_skb(sc
, skb
, "BC ", 1);
3023 spin_lock_irqsave(&sc
->block
, flags
);
3024 ath5k_txbuf_free(sc
, sc
->bbuf
);
3025 sc
->bbuf
->skb
= skb
;
3026 ret
= ath5k_beacon_setup(sc
, sc
->bbuf
);
3028 sc
->bbuf
->skb
= NULL
;
3029 spin_unlock_irqrestore(&sc
->block
, flags
);
3031 ath5k_beacon_config(sc
);
3038 set_beacon_filter(struct ieee80211_hw
*hw
, bool enable
)
3040 struct ath5k_softc
*sc
= hw
->priv
;
3041 struct ath5k_hw
*ah
= sc
->ah
;
3043 rfilt
= ath5k_hw_get_rx_filter(ah
);
3045 rfilt
|= AR5K_RX_FILTER_BEACON
;
3047 rfilt
&= ~AR5K_RX_FILTER_BEACON
;
3048 ath5k_hw_set_rx_filter(ah
, rfilt
);
3049 sc
->filter_flags
= rfilt
;
3052 static void ath5k_bss_info_changed(struct ieee80211_hw
*hw
,
3053 struct ieee80211_vif
*vif
,
3054 struct ieee80211_bss_conf
*bss_conf
,
3057 struct ath5k_softc
*sc
= hw
->priv
;
3058 if (changes
& BSS_CHANGED_ASSOC
) {
3059 mutex_lock(&sc
->lock
);
3060 sc
->assoc
= bss_conf
->assoc
;
3061 if (sc
->opmode
== NL80211_IFTYPE_STATION
)
3062 set_beacon_filter(hw
, sc
->assoc
);
3063 mutex_unlock(&sc
->lock
);