?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
ALSA: cs46xx - Do test writes to register AC97_REC_GAIN in
[firewire-audio.git] / drivers / ssb / main.c
blob5681ebed9c65d879132235a165af705d25cf37ab
1 /*
2 * Sonics Silicon Backplane
3 * Subsystem core
4 *
5 * Copyright 2005, Broadcom Corporation
6 * Copyright 2006, 2007, Michael Buesch <mb@bu3sch.de>
7 *
8 * Licensed under the GNU/GPL. See COPYING for details.
9 */
10
11 #include "ssb_private.h"
12
13 #include <linux/delay.h>
14 #include <linux/io.h>
15 #include <linux/ssb/ssb.h>
16 #include <linux/ssb/ssb_regs.h>
17 #include <linux/ssb/ssb_driver_gige.h>
18 #include <linux/dma-mapping.h>
19 #include <linux/pci.h>
20 #include <linux/mmc/sdio_func.h>
21
22 #include <pcmcia/cs_types.h>
23 #include <pcmcia/cs.h>
24 #include <pcmcia/cistpl.h>
25 #include <pcmcia/ds.h>
26
27
28 MODULE_DESCRIPTION("Sonics Silicon Backplane driver");
29 MODULE_LICENSE("GPL");
30
31
32 /* Temporary list of yet-to-be-attached buses */
33 static LIST_HEAD(attach_queue);
34 /* List if running buses */
35 static LIST_HEAD(buses);
36 /* Software ID counter */
37 static unsigned int next_busnumber;
38 /* buses_mutes locks the two buslists and the next_busnumber.
39 * Don't lock this directly, but use ssb_buses_[un]lock() below. */
40 static DEFINE_MUTEX(buses_mutex);
41
42 /* There are differences in the codeflow, if the bus is
43 * initialized from early boot, as various needed services
44 * are not available early. This is a mechanism to delay
45 * these initializations to after early boot has finished.
46 * It's also used to avoid mutex locking, as that's not
47 * available and needed early. */
48 static bool ssb_is_early_boot = 1;
49
50 static void ssb_buses_lock(void);
51 static void ssb_buses_unlock(void);
52
53
54 #ifdef CONFIG_SSB_PCIHOST
55 struct ssb_bus *ssb_pci_dev_to_bus(struct pci_dev *pdev)
56 {
57 struct ssb_bus *bus;
58
59 ssb_buses_lock();
60 list_for_each_entry(bus, &buses, list) {
61 if (bus->bustype == SSB_BUSTYPE_PCI &&
62 bus->host_pci == pdev)
63 goto found;
64 }
65 bus = NULL;
66 found:
67 ssb_buses_unlock();
68
69 return bus;
70 }
71 #endif /* CONFIG_SSB_PCIHOST */
72
73 #ifdef CONFIG_SSB_PCMCIAHOST
74 struct ssb_bus *ssb_pcmcia_dev_to_bus(struct pcmcia_device *pdev)
75 {
76 struct ssb_bus *bus;
77
78 ssb_buses_lock();
79 list_for_each_entry(bus, &buses, list) {
80 if (bus->bustype == SSB_BUSTYPE_PCMCIA &&
81 bus->host_pcmcia == pdev)
82 goto found;
83 }
84 bus = NULL;
85 found:
86 ssb_buses_unlock();
87
88 return bus;
89 }
90 #endif /* CONFIG_SSB_PCMCIAHOST */
91
92 #ifdef CONFIG_SSB_SDIOHOST
93 struct ssb_bus *ssb_sdio_func_to_bus(struct sdio_func *func)
94 {
95 struct ssb_bus *bus;
96
97 ssb_buses_lock();
98 list_for_each_entry(bus, &buses, list) {
99 if (bus->bustype == SSB_BUSTYPE_SDIO &&
100 bus->host_sdio == func)
101 goto found;
102 }
103 bus = NULL;
104 found:
105 ssb_buses_unlock();
106
107 return bus;
108 }
109 #endif /* CONFIG_SSB_SDIOHOST */
110
111 int ssb_for_each_bus_call(unsigned long data,
112 int (*func)(struct ssb_bus *bus, unsigned long data))
113 {
114 struct ssb_bus *bus;
115 int res;
116
117 ssb_buses_lock();
118 list_for_each_entry(bus, &buses, list) {
119 res = func(bus, data);
120 if (res >= 0) {
121 ssb_buses_unlock();
122 return res;
123 }
124 }
125 ssb_buses_unlock();
126
127 return -ENODEV;
128 }
129
130 static struct ssb_device *ssb_device_get(struct ssb_device *dev)
131 {
132 if (dev)
133 get_device(dev->dev);
134 return dev;
135 }
136
137 static void ssb_device_put(struct ssb_device *dev)
138 {
139 if (dev)
140 put_device(dev->dev);
141 }
142
143 static inline struct ssb_driver *ssb_driver_get(struct ssb_driver *drv)
144 {
145 if (drv)
146 get_driver(&drv->drv);
147 return drv;
148 }
149
150 static inline void ssb_driver_put(struct ssb_driver *drv)
151 {
152 if (drv)
153 put_driver(&drv->drv);
154 }
155
156 static int ssb_device_resume(struct device *dev)
157 {
158 struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
159 struct ssb_driver *ssb_drv;
160 int err = 0;
161
162 if (dev->driver) {
163 ssb_drv = drv_to_ssb_drv(dev->driver);
164 if (ssb_drv && ssb_drv->resume)
165 err = ssb_drv->resume(ssb_dev);
166 if (err)
167 goto out;
168 }
169 out:
170 return err;
171 }
172
173 static int ssb_device_suspend(struct device *dev, pm_message_t state)
174 {
175 struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
176 struct ssb_driver *ssb_drv;
177 int err = 0;
178
179 if (dev->driver) {
180 ssb_drv = drv_to_ssb_drv(dev->driver);
181 if (ssb_drv && ssb_drv->suspend)
182 err = ssb_drv->suspend(ssb_dev, state);
183 if (err)
184 goto out;
185 }
186 out:
187 return err;
188 }
189
190 int ssb_bus_resume(struct ssb_bus *bus)
191 {
192 int err;
193
194 /* Reset HW state information in memory, so that HW is
195 * completely reinitialized. */
196 bus->mapped_device = NULL;
197 #ifdef CONFIG_SSB_DRIVER_PCICORE
198 bus->pcicore.setup_done = 0;
199 #endif
200
201 err = ssb_bus_powerup(bus, 0);
202 if (err)
203 return err;
204 err = ssb_pcmcia_hardware_setup(bus);
205 if (err) {
206 ssb_bus_may_powerdown(bus);
207 return err;
208 }
209 ssb_chipco_resume(&bus->chipco);
210 ssb_bus_may_powerdown(bus);
211
212 return 0;
213 }
214 EXPORT_SYMBOL(ssb_bus_resume);
215
216 int ssb_bus_suspend(struct ssb_bus *bus)
217 {
218 ssb_chipco_suspend(&bus->chipco);
219 ssb_pci_xtal(bus, SSB_GPIO_XTAL | SSB_GPIO_PLL, 0);
220
221 return 0;
222 }
223 EXPORT_SYMBOL(ssb_bus_suspend);
224
225 #ifdef CONFIG_SSB_SPROM
226 /** ssb_devices_freeze - Freeze all devices on the bus.
227 *
228 * After freezing no device driver will be handling a device
229 * on this bus anymore. ssb_devices_thaw() must be called after
230 * a successful freeze to reactivate the devices.
231 *
232 * @bus: The bus.
233 * @ctx: Context structure. Pass this to ssb_devices_thaw().
234 */
235 int ssb_devices_freeze(struct ssb_bus *bus, struct ssb_freeze_context *ctx)
236 {
237 struct ssb_device *sdev;
238 struct ssb_driver *sdrv;
239 unsigned int i;
240
241 memset(ctx, 0, sizeof(*ctx));
242 ctx->bus = bus;
243 SSB_WARN_ON(bus->nr_devices > ARRAY_SIZE(ctx->device_frozen));
244
245 for (i = 0; i < bus->nr_devices; i++) {
246 sdev = ssb_device_get(&bus->devices[i]);
247
248 if (!sdev->dev || !sdev->dev->driver ||
249 !device_is_registered(sdev->dev)) {
250 ssb_device_put(sdev);
251 continue;
252 }
253 sdrv = ssb_driver_get(drv_to_ssb_drv(sdev->dev->driver));
254 if (!sdrv || SSB_WARN_ON(!sdrv->remove)) {
255 ssb_device_put(sdev);
256 continue;
257 }
258 sdrv->remove(sdev);
259 ctx->device_frozen[i] = 1;
260 }
261
262 return 0;
263 }
264
265 /** ssb_devices_thaw - Unfreeze all devices on the bus.
266 *
267 * This will re-attach the device drivers and re-init the devices.
268 *
269 * @ctx: The context structure from ssb_devices_freeze()
270 */
271 int ssb_devices_thaw(struct ssb_freeze_context *ctx)
272 {
273 struct ssb_bus *bus = ctx->bus;
274 struct ssb_device *sdev;
275 struct ssb_driver *sdrv;
276 unsigned int i;
277 int err, result = 0;
278
279 for (i = 0; i < bus->nr_devices; i++) {
280 if (!ctx->device_frozen[i])
281 continue;
282 sdev = &bus->devices[i];
283
284 if (SSB_WARN_ON(!sdev->dev || !sdev->dev->driver))
285 continue;
286 sdrv = drv_to_ssb_drv(sdev->dev->driver);
287 if (SSB_WARN_ON(!sdrv || !sdrv->probe))
288 continue;
289
290 err = sdrv->probe(sdev, &sdev->id);
291 if (err) {
292 ssb_printk(KERN_ERR PFX "Failed to thaw device %s\n",
293 dev_name(sdev->dev));
294 result = err;
295 }
296 ssb_driver_put(sdrv);
297 ssb_device_put(sdev);
298 }
299
300 return result;
301 }
302 #endif /* CONFIG_SSB_SPROM */
303
304 static void ssb_device_shutdown(struct device *dev)
305 {
306 struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
307 struct ssb_driver *ssb_drv;
308
309 if (!dev->driver)
310 return;
311 ssb_drv = drv_to_ssb_drv(dev->driver);
312 if (ssb_drv && ssb_drv->shutdown)
313 ssb_drv->shutdown(ssb_dev);
314 }
315
316 static int ssb_device_remove(struct device *dev)
317 {
318 struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
319 struct ssb_driver *ssb_drv = drv_to_ssb_drv(dev->driver);
320
321 if (ssb_drv && ssb_drv->remove)
322 ssb_drv->remove(ssb_dev);
323 ssb_device_put(ssb_dev);
324
325 return 0;
326 }
327
328 static int ssb_device_probe(struct device *dev)
329 {
330 struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
331 struct ssb_driver *ssb_drv = drv_to_ssb_drv(dev->driver);
332 int err = 0;
333
334 ssb_device_get(ssb_dev);
335 if (ssb_drv && ssb_drv->probe)
336 err = ssb_drv->probe(ssb_dev, &ssb_dev->id);
337 if (err)
338 ssb_device_put(ssb_dev);
339
340 return err;
341 }
342
343 static int ssb_match_devid(const struct ssb_device_id *tabid,
344 const struct ssb_device_id *devid)
345 {
346 if ((tabid->vendor != devid->vendor) &&
347 tabid->vendor != SSB_ANY_VENDOR)
348 return 0;
349 if ((tabid->coreid != devid->coreid) &&
350 tabid->coreid != SSB_ANY_ID)
351 return 0;
352 if ((tabid->revision != devid->revision) &&
353 tabid->revision != SSB_ANY_REV)
354 return 0;
355 return 1;
356 }
357
358 static int ssb_bus_match(struct device *dev, struct device_driver *drv)
359 {
360 struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
361 struct ssb_driver *ssb_drv = drv_to_ssb_drv(drv);
362 const struct ssb_device_id *id;
363
364 for (id = ssb_drv->id_table;
365 id->vendor || id->coreid || id->revision;
366 id++) {
367 if (ssb_match_devid(id, &ssb_dev->id))
368 return 1; /* found */
369 }
370
371 return 0;
372 }
373
374 static int ssb_device_uevent(struct device *dev, struct kobj_uevent_env *env)
375 {
376 struct ssb_device *ssb_dev = dev_to_ssb_dev(dev);
377
378 if (!dev)
379 return -ENODEV;
380
381 return add_uevent_var(env,
382 "MODALIAS=ssb:v%04Xid%04Xrev%02X",
383 ssb_dev->id.vendor, ssb_dev->id.coreid,
384 ssb_dev->id.revision);
385 }
386
387 static struct bus_type ssb_bustype = {
388 .name = "ssb",
389 .match = ssb_bus_match,
390 .probe = ssb_device_probe,
391 .remove = ssb_device_remove,
392 .shutdown = ssb_device_shutdown,
393 .suspend = ssb_device_suspend,
394 .resume = ssb_device_resume,
395 .uevent = ssb_device_uevent,
396 };
397
398 static void ssb_buses_lock(void)
399 {
400 /* See the comment at the ssb_is_early_boot definition */
401 if (!ssb_is_early_boot)
402 mutex_lock(&buses_mutex);
403 }
404
405 static void ssb_buses_unlock(void)
406 {
407 /* See the comment at the ssb_is_early_boot definition */
408 if (!ssb_is_early_boot)
409 mutex_unlock(&buses_mutex);
410 }
411
412 static void ssb_devices_unregister(struct ssb_bus *bus)
413 {
414 struct ssb_device *sdev;
415 int i;
416
417 for (i = bus->nr_devices - 1; i >= 0; i--) {
418 sdev = &(bus->devices[i]);
419 if (sdev->dev)
420 device_unregister(sdev->dev);
421 }
422 }
423
424 void ssb_bus_unregister(struct ssb_bus *bus)
425 {
426 ssb_buses_lock();
427 ssb_devices_unregister(bus);
428 list_del(&bus->list);
429 ssb_buses_unlock();
430
431 ssb_pcmcia_exit(bus);
432 ssb_pci_exit(bus);
433 ssb_iounmap(bus);
434 }
435 EXPORT_SYMBOL(ssb_bus_unregister);
436
437 static void ssb_release_dev(struct device *dev)
438 {
439 struct __ssb_dev_wrapper *devwrap;
440
441 devwrap = container_of(dev, struct __ssb_dev_wrapper, dev);
442 kfree(devwrap);
443 }
444
445 static int ssb_devices_register(struct ssb_bus *bus)
446 {
447 struct ssb_device *sdev;
448 struct device *dev;
449 struct __ssb_dev_wrapper *devwrap;
450 int i, err = 0;
451 int dev_idx = 0;
452
453 for (i = 0; i < bus->nr_devices; i++) {
454 sdev = &(bus->devices[i]);
455
456 /* We don't register SSB-system devices to the kernel,
457 * as the drivers for them are built into SSB. */
458 switch (sdev->id.coreid) {
459 case SSB_DEV_CHIPCOMMON:
460 case SSB_DEV_PCI:
461 case SSB_DEV_PCIE:
462 case SSB_DEV_PCMCIA:
463 case SSB_DEV_MIPS:
464 case SSB_DEV_MIPS_3302:
465 case SSB_DEV_EXTIF:
466 continue;
467 }
468
469 devwrap = kzalloc(sizeof(*devwrap), GFP_KERNEL);
470 if (!devwrap) {
471 ssb_printk(KERN_ERR PFX
472 "Could not allocate device\n");
473 err = -ENOMEM;
474 goto error;
475 }
476 dev = &devwrap->dev;
477 devwrap->sdev = sdev;
478
479 dev->release = ssb_release_dev;
480 dev->bus = &ssb_bustype;
481 dev_set_name(dev, "ssb%u:%d", bus->busnumber, dev_idx);
482
483 switch (bus->bustype) {
484 case SSB_BUSTYPE_PCI:
485 #ifdef CONFIG_SSB_PCIHOST
486 sdev->irq = bus->host_pci->irq;
487 dev->parent = &bus->host_pci->dev;
488 #endif
489 break;
490 case SSB_BUSTYPE_PCMCIA:
491 #ifdef CONFIG_SSB_PCMCIAHOST
492 sdev->irq = bus->host_pcmcia->irq.AssignedIRQ;
493 dev->parent = &bus->host_pcmcia->dev;
494 #endif
495 break;
496 case SSB_BUSTYPE_SDIO:
497 #ifdef CONFIG_SSB_SDIO
498 sdev->irq = bus->host_sdio->dev.irq;
499 dev->parent = &bus->host_sdio->dev;
500 #endif
501 break;
502 case SSB_BUSTYPE_SSB:
503 dev->dma_mask = &dev->coherent_dma_mask;
504 break;
505 }
506
507 sdev->dev = dev;
508 err = device_register(dev);
509 if (err) {
510 ssb_printk(KERN_ERR PFX
511 "Could not register %s\n",
512 dev_name(dev));
513 /* Set dev to NULL to not unregister
514 * dev on error unwinding. */
515 sdev->dev = NULL;
516 kfree(devwrap);
517 goto error;
518 }
519 dev_idx++;
520 }
521
522 return 0;
523 error:
524 /* Unwind the already registered devices. */
525 ssb_devices_unregister(bus);
526 return err;
527 }
528
529 /* Needs ssb_buses_lock() */
530 static int ssb_attach_queued_buses(void)
531 {
532 struct ssb_bus *bus, *n;
533 int err = 0;
534 int drop_them_all = 0;
535
536 list_for_each_entry_safe(bus, n, &attach_queue, list) {
537 if (drop_them_all) {
538 list_del(&bus->list);
539 continue;
540 }
541 /* Can't init the PCIcore in ssb_bus_register(), as that
542 * is too early in boot for embedded systems
543 * (no udelay() available). So do it here in attach stage.
544 */
545 err = ssb_bus_powerup(bus, 0);
546 if (err)
547 goto error;
548 ssb_pcicore_init(&bus->pcicore);
549 ssb_bus_may_powerdown(bus);
550
551 err = ssb_devices_register(bus);
552 error:
553 if (err) {
554 drop_them_all = 1;
555 list_del(&bus->list);
556 continue;
557 }
558 list_move_tail(&bus->list, &buses);
559 }
560
561 return err;
562 }
563
564 static u8 ssb_ssb_read8(struct ssb_device *dev, u16 offset)
565 {
566 struct ssb_bus *bus = dev->bus;
567
568 offset += dev->core_index * SSB_CORE_SIZE;
569 return readb(bus->mmio + offset);
570 }
571
572 static u16 ssb_ssb_read16(struct ssb_device *dev, u16 offset)
573 {
574 struct ssb_bus *bus = dev->bus;
575
576 offset += dev->core_index * SSB_CORE_SIZE;
577 return readw(bus->mmio + offset);
578 }
579
580 static u32 ssb_ssb_read32(struct ssb_device *dev, u16 offset)
581 {
582 struct ssb_bus *bus = dev->bus;
583
584 offset += dev->core_index * SSB_CORE_SIZE;
585 return readl(bus->mmio + offset);
586 }
587
588 #ifdef CONFIG_SSB_BLOCKIO
589 static void ssb_ssb_block_read(struct ssb_device *dev, void *buffer,
590 size_t count, u16 offset, u8 reg_width)
591 {
592 struct ssb_bus *bus = dev->bus;
593 void __iomem *addr;
594
595 offset += dev->core_index * SSB_CORE_SIZE;
596 addr = bus->mmio + offset;
597
598 switch (reg_width) {
599 case sizeof(u8): {
600 u8 *buf = buffer;
601
602 while (count) {
603 *buf = __raw_readb(addr);
604 buf++;
605 count--;
606 }
607 break;
608 }
609 case sizeof(u16): {
610 __le16 *buf = buffer;
611
612 SSB_WARN_ON(count & 1);
613 while (count) {
614 *buf = (__force __le16)__raw_readw(addr);
615 buf++;
616 count -= 2;
617 }
618 break;
619 }
620 case sizeof(u32): {
621 __le32 *buf = buffer;
622
623 SSB_WARN_ON(count & 3);
624 while (count) {
625 *buf = (__force __le32)__raw_readl(addr);
626 buf++;
627 count -= 4;
628 }
629 break;
630 }
631 default:
632 SSB_WARN_ON(1);
633 }
634 }
635 #endif /* CONFIG_SSB_BLOCKIO */
636
637 static void ssb_ssb_write8(struct ssb_device *dev, u16 offset, u8 value)
638 {
639 struct ssb_bus *bus = dev->bus;
640
641 offset += dev->core_index * SSB_CORE_SIZE;
642 writeb(value, bus->mmio + offset);
643 }
644
645 static void ssb_ssb_write16(struct ssb_device *dev, u16 offset, u16 value)
646 {
647 struct ssb_bus *bus = dev->bus;
648
649 offset += dev->core_index * SSB_CORE_SIZE;
650 writew(value, bus->mmio + offset);
651 }
652
653 static void ssb_ssb_write32(struct ssb_device *dev, u16 offset, u32 value)
654 {
655 struct ssb_bus *bus = dev->bus;
656
657 offset += dev->core_index * SSB_CORE_SIZE;
658 writel(value, bus->mmio + offset);
659 }
660
661 #ifdef CONFIG_SSB_BLOCKIO
662 static void ssb_ssb_block_write(struct ssb_device *dev, const void *buffer,
663 size_t count, u16 offset, u8 reg_width)
664 {
665 struct ssb_bus *bus = dev->bus;
666 void __iomem *addr;
667
668 offset += dev->core_index * SSB_CORE_SIZE;
669 addr = bus->mmio + offset;
670
671 switch (reg_width) {
672 case sizeof(u8): {
673 const u8 *buf = buffer;
674
675 while (count) {
676 __raw_writeb(*buf, addr);
677 buf++;
678 count--;
679 }
680 break;
681 }
682 case sizeof(u16): {
683 const __le16 *buf = buffer;
684
685 SSB_WARN_ON(count & 1);
686 while (count) {
687 __raw_writew((__force u16)(*buf), addr);
688 buf++;
689 count -= 2;
690 }
691 break;
692 }
693 case sizeof(u32): {
694 const __le32 *buf = buffer;
695
696 SSB_WARN_ON(count & 3);
697 while (count) {
698 __raw_writel((__force u32)(*buf), addr);
699 buf++;
700 count -= 4;
701 }
702 break;
703 }
704 default:
705 SSB_WARN_ON(1);
706 }
707 }
708 #endif /* CONFIG_SSB_BLOCKIO */
709
710 /* Ops for the plain SSB bus without a host-device (no PCI or PCMCIA). */
711 static const struct ssb_bus_ops ssb_ssb_ops = {
712 .read8 = ssb_ssb_read8,
713 .read16 = ssb_ssb_read16,
714 .read32 = ssb_ssb_read32,
715 .write8 = ssb_ssb_write8,
716 .write16 = ssb_ssb_write16,
717 .write32 = ssb_ssb_write32,
718 #ifdef CONFIG_SSB_BLOCKIO
719 .block_read = ssb_ssb_block_read,
720 .block_write = ssb_ssb_block_write,
721 #endif
722 };
723
724 static int ssb_fetch_invariants(struct ssb_bus *bus,
725 ssb_invariants_func_t get_invariants)
726 {
727 struct ssb_init_invariants iv;
728 int err;
729
730 memset(&iv, 0, sizeof(iv));
731 err = get_invariants(bus, &iv);
732 if (err)
733 goto out;
734 memcpy(&bus->boardinfo, &iv.boardinfo, sizeof(iv.boardinfo));
735 memcpy(&bus->sprom, &iv.sprom, sizeof(iv.sprom));
736 bus->has_cardbus_slot = iv.has_cardbus_slot;
737 out:
738 return err;
739 }
740
741 static int ssb_bus_register(struct ssb_bus *bus,
742 ssb_invariants_func_t get_invariants,
743 unsigned long baseaddr)
744 {
745 int err;
746
747 spin_lock_init(&bus->bar_lock);
748 INIT_LIST_HEAD(&bus->list);
749 #ifdef CONFIG_SSB_EMBEDDED
750 spin_lock_init(&bus->gpio_lock);
751 #endif
752
753 /* Powerup the bus */
754 err = ssb_pci_xtal(bus, SSB_GPIO_XTAL | SSB_GPIO_PLL, 1);
755 if (err)
756 goto out;
757
758 /* Init SDIO-host device (if any), before the scan */
759 err = ssb_sdio_init(bus);
760 if (err)
761 goto err_disable_xtal;
762
763 ssb_buses_lock();
764 bus->busnumber = next_busnumber;
765 /* Scan for devices (cores) */
766 err = ssb_bus_scan(bus, baseaddr);
767 if (err)
768 goto err_sdio_exit;
769
770 /* Init PCI-host device (if any) */
771 err = ssb_pci_init(bus);
772 if (err)
773 goto err_unmap;
774 /* Init PCMCIA-host device (if any) */
775 err = ssb_pcmcia_init(bus);
776 if (err)
777 goto err_pci_exit;
778
779 /* Initialize basic system devices (if available) */
780 err = ssb_bus_powerup(bus, 0);
781 if (err)
782 goto err_pcmcia_exit;
783 ssb_chipcommon_init(&bus->chipco);
784 ssb_mipscore_init(&bus->mipscore);
785 err = ssb_fetch_invariants(bus, get_invariants);
786 if (err) {
787 ssb_bus_may_powerdown(bus);
788 goto err_pcmcia_exit;
789 }
790 ssb_bus_may_powerdown(bus);
791
792 /* Queue it for attach.
793 * See the comment at the ssb_is_early_boot definition. */
794 list_add_tail(&bus->list, &attach_queue);
795 if (!ssb_is_early_boot) {
796 /* This is not early boot, so we must attach the bus now */
797 err = ssb_attach_queued_buses();
798 if (err)
799 goto err_dequeue;
800 }
801 next_busnumber++;
802 ssb_buses_unlock();
803
804 out:
805 return err;
806
807 err_dequeue:
808 list_del(&bus->list);
809 err_pcmcia_exit:
810 ssb_pcmcia_exit(bus);
811 err_pci_exit:
812 ssb_pci_exit(bus);
813 err_unmap:
814 ssb_iounmap(bus);
815 err_sdio_exit:
816 ssb_sdio_exit(bus);
817 err_disable_xtal:
818 ssb_buses_unlock();
819 ssb_pci_xtal(bus, SSB_GPIO_XTAL | SSB_GPIO_PLL, 0);
820 return err;
821 }
822
823 #ifdef CONFIG_SSB_PCIHOST
824 int ssb_bus_pcibus_register(struct ssb_bus *bus,
825 struct pci_dev *host_pci)
826 {
827 int err;
828
829 bus->bustype = SSB_BUSTYPE_PCI;
830 bus->host_pci = host_pci;
831 bus->ops = &ssb_pci_ops;
832
833 err = ssb_bus_register(bus, ssb_pci_get_invariants, 0);
834 if (!err) {
835 ssb_printk(KERN_INFO PFX "Sonics Silicon Backplane found on "
836 "PCI device %s\n", dev_name(&host_pci->dev));
837 }
838
839 return err;
840 }
841 EXPORT_SYMBOL(ssb_bus_pcibus_register);
842 #endif /* CONFIG_SSB_PCIHOST */
843
844 #ifdef CONFIG_SSB_PCMCIAHOST
845 int ssb_bus_pcmciabus_register(struct ssb_bus *bus,
846 struct pcmcia_device *pcmcia_dev,
847 unsigned long baseaddr)
848 {
849 int err;
850
851 bus->bustype = SSB_BUSTYPE_PCMCIA;
852 bus->host_pcmcia = pcmcia_dev;
853 bus->ops = &ssb_pcmcia_ops;
854
855 err = ssb_bus_register(bus, ssb_pcmcia_get_invariants, baseaddr);
856 if (!err) {
857 ssb_printk(KERN_INFO PFX "Sonics Silicon Backplane found on "
858 "PCMCIA device %s\n", pcmcia_dev->devname);
859 }
860
861 return err;
862 }
863 EXPORT_SYMBOL(ssb_bus_pcmciabus_register);
864 #endif /* CONFIG_SSB_PCMCIAHOST */
865
866 #ifdef CONFIG_SSB_SDIOHOST
867 int ssb_bus_sdiobus_register(struct ssb_bus *bus, struct sdio_func *func,
868 unsigned int quirks)
869 {
870 int err;
871
872 bus->bustype = SSB_BUSTYPE_SDIO;
873 bus->host_sdio = func;
874 bus->ops = &ssb_sdio_ops;
875 bus->quirks = quirks;
876
877 err = ssb_bus_register(bus, ssb_sdio_get_invariants, ~0);
878 if (!err) {
879 ssb_printk(KERN_INFO PFX "Sonics Silicon Backplane found on "
880 "SDIO device %s\n", sdio_func_id(func));
881 }
882
883 return err;
884 }
885 EXPORT_SYMBOL(ssb_bus_sdiobus_register);
886 #endif /* CONFIG_SSB_PCMCIAHOST */
887
888 int ssb_bus_ssbbus_register(struct ssb_bus *bus,
889 unsigned long baseaddr,
890 ssb_invariants_func_t get_invariants)
891 {
892 int err;
893
894 bus->bustype = SSB_BUSTYPE_SSB;
895 bus->ops = &ssb_ssb_ops;
896
897 err = ssb_bus_register(bus, get_invariants, baseaddr);
898 if (!err) {
899 ssb_printk(KERN_INFO PFX "Sonics Silicon Backplane found at "
900 "address 0x%08lX\n", baseaddr);
901 }
902
903 return err;
904 }
905
906 int __ssb_driver_register(struct ssb_driver *drv, struct module *owner)
907 {
908 drv->drv.name = drv->name;
909 drv->drv.bus = &ssb_bustype;
910 drv->drv.owner = owner;
911
912 return driver_register(&drv->drv);
913 }
914 EXPORT_SYMBOL(__ssb_driver_register);
915
916 void ssb_driver_unregister(struct ssb_driver *drv)
917 {
918 driver_unregister(&drv->drv);
919 }
920 EXPORT_SYMBOL(ssb_driver_unregister);
921
922 void ssb_set_devtypedata(struct ssb_device *dev, void *data)
923 {
924 struct ssb_bus *bus = dev->bus;
925 struct ssb_device *ent;
926 int i;
927
928 for (i = 0; i < bus->nr_devices; i++) {
929 ent = &(bus->devices[i]);
930 if (ent->id.vendor != dev->id.vendor)
931 continue;
932 if (ent->id.coreid != dev->id.coreid)
933 continue;
934
935 ent->devtypedata = data;
936 }
937 }
938 EXPORT_SYMBOL(ssb_set_devtypedata);
939
940 static u32 clkfactor_f6_resolve(u32 v)
941 {
942 /* map the magic values */
943 switch (v) {
944 case SSB_CHIPCO_CLK_F6_2:
945 return 2;
946 case SSB_CHIPCO_CLK_F6_3:
947 return 3;
948 case SSB_CHIPCO_CLK_F6_4:
949 return 4;
950 case SSB_CHIPCO_CLK_F6_5:
951 return 5;
952 case SSB_CHIPCO_CLK_F6_6:
953 return 6;
954 case SSB_CHIPCO_CLK_F6_7:
955 return 7;
956 }
957 return 0;
958 }
959
960 /* Calculate the speed the backplane would run at a given set of clockcontrol values */
961 u32 ssb_calc_clock_rate(u32 plltype, u32 n, u32 m)
962 {
963 u32 n1, n2, clock, m1, m2, m3, mc;
964
965 n1 = (n & SSB_CHIPCO_CLK_N1);
966 n2 = ((n & SSB_CHIPCO_CLK_N2) >> SSB_CHIPCO_CLK_N2_SHIFT);
967
968 switch (plltype) {
969 case SSB_PLLTYPE_6: /* 100/200 or 120/240 only */
970 if (m & SSB_CHIPCO_CLK_T6_MMASK)
971 return SSB_CHIPCO_CLK_T6_M0;
972 return SSB_CHIPCO_CLK_T6_M1;
973 case SSB_PLLTYPE_1: /* 48Mhz base, 3 dividers */
974 case SSB_PLLTYPE_3: /* 25Mhz, 2 dividers */
975 case SSB_PLLTYPE_4: /* 48Mhz, 4 dividers */
976 case SSB_PLLTYPE_7: /* 25Mhz, 4 dividers */
977 n1 = clkfactor_f6_resolve(n1);
978 n2 += SSB_CHIPCO_CLK_F5_BIAS;
979 break;
980 case SSB_PLLTYPE_2: /* 48Mhz, 4 dividers */
981 n1 += SSB_CHIPCO_CLK_T2_BIAS;
982 n2 += SSB_CHIPCO_CLK_T2_BIAS;
983 SSB_WARN_ON(!((n1 >= 2) && (n1 <= 7)));
984 SSB_WARN_ON(!((n2 >= 5) && (n2 <= 23)));
985 break;
986 case SSB_PLLTYPE_5: /* 25Mhz, 4 dividers */
987 return 100000000;
988 default:
989 SSB_WARN_ON(1);
990 }
991
992 switch (plltype) {
993 case SSB_PLLTYPE_3: /* 25Mhz, 2 dividers */
994 case SSB_PLLTYPE_7: /* 25Mhz, 4 dividers */
995 clock = SSB_CHIPCO_CLK_BASE2 * n1 * n2;
996 break;
997 default:
998 clock = SSB_CHIPCO_CLK_BASE1 * n1 * n2;
999 }
1000 if (!clock)
1001 return 0;
1002
1003 m1 = (m & SSB_CHIPCO_CLK_M1);
1004 m2 = ((m & SSB_CHIPCO_CLK_M2) >> SSB_CHIPCO_CLK_M2_SHIFT);
1005 m3 = ((m & SSB_CHIPCO_CLK_M3) >> SSB_CHIPCO_CLK_M3_SHIFT);
1006 mc = ((m & SSB_CHIPCO_CLK_MC) >> SSB_CHIPCO_CLK_MC_SHIFT);
1007
1008 switch (plltype) {
1009 case SSB_PLLTYPE_1: /* 48Mhz base, 3 dividers */
1010 case SSB_PLLTYPE_3: /* 25Mhz, 2 dividers */
1011 case SSB_PLLTYPE_4: /* 48Mhz, 4 dividers */
1012 case SSB_PLLTYPE_7: /* 25Mhz, 4 dividers */
1013 m1 = clkfactor_f6_resolve(m1);
1014 if ((plltype == SSB_PLLTYPE_1) ||
1015 (plltype == SSB_PLLTYPE_3))
1016 m2 += SSB_CHIPCO_CLK_F5_BIAS;
1017 else
1018 m2 = clkfactor_f6_resolve(m2);
1019 m3 = clkfactor_f6_resolve(m3);
1020
1021 switch (mc) {
1022 case SSB_CHIPCO_CLK_MC_BYPASS:
1023 return clock;
1024 case SSB_CHIPCO_CLK_MC_M1:
1025 return (clock / m1);
1026 case SSB_CHIPCO_CLK_MC_M1M2:
1027 return (clock / (m1 * m2));
1028 case SSB_CHIPCO_CLK_MC_M1M2M3:
1029 return (clock / (m1 * m2 * m3));
1030 case SSB_CHIPCO_CLK_MC_M1M3:
1031 return (clock / (m1 * m3));
1032 }
1033 return 0;
1034 case SSB_PLLTYPE_2:
1035 m1 += SSB_CHIPCO_CLK_T2_BIAS;
1036 m2 += SSB_CHIPCO_CLK_T2M2_BIAS;
1037 m3 += SSB_CHIPCO_CLK_T2_BIAS;
1038 SSB_WARN_ON(!((m1 >= 2) && (m1 <= 7)));
1039 SSB_WARN_ON(!((m2 >= 3) && (m2 <= 10)));
1040 SSB_WARN_ON(!((m3 >= 2) && (m3 <= 7)));
1041
1042 if (!(mc & SSB_CHIPCO_CLK_T2MC_M1BYP))
1043 clock /= m1;
1044 if (!(mc & SSB_CHIPCO_CLK_T2MC_M2BYP))
1045 clock /= m2;
1046 if (!(mc & SSB_CHIPCO_CLK_T2MC_M3BYP))
1047 clock /= m3;
1048 return clock;
1049 default:
1050 SSB_WARN_ON(1);
1051 }
1052 return 0;
1053 }
1054
1055 /* Get the current speed the backplane is running at */
1056 u32 ssb_clockspeed(struct ssb_bus *bus)
1057 {
1058 u32 rate;
1059 u32 plltype;
1060 u32 clkctl_n, clkctl_m;
1061
1062 if (ssb_extif_available(&bus->extif))
1063 ssb_extif_get_clockcontrol(&bus->extif, &plltype,
1064 &clkctl_n, &clkctl_m);
1065 else if (bus->chipco.dev)
1066 ssb_chipco_get_clockcontrol(&bus->chipco, &plltype,
1067 &clkctl_n, &clkctl_m);
1068 else
1069 return 0;
1070
1071 if (bus->chip_id == 0x5365) {
1072 rate = 100000000;
1073 } else {
1074 rate = ssb_calc_clock_rate(plltype, clkctl_n, clkctl_m);
1075 if (plltype == SSB_PLLTYPE_3) /* 25Mhz, 2 dividers */
1076 rate /= 2;
1077 }
1078
1079 return rate;
1080 }
1081 EXPORT_SYMBOL(ssb_clockspeed);
1082
1083 static u32 ssb_tmslow_reject_bitmask(struct ssb_device *dev)
1084 {
1085 u32 rev = ssb_read32(dev, SSB_IDLOW) & SSB_IDLOW_SSBREV;
1086
1087 /* The REJECT bit changed position in TMSLOW between
1088 * Backplane revisions. */
1089 switch (rev) {
1090 case SSB_IDLOW_SSBREV_22:
1091 return SSB_TMSLOW_REJECT_22;
1092 case SSB_IDLOW_SSBREV_23:
1093 return SSB_TMSLOW_REJECT_23;
1094 case SSB_IDLOW_SSBREV_24: /* TODO - find the proper REJECT bits */
1095 case SSB_IDLOW_SSBREV_25: /* same here */
1096 case SSB_IDLOW_SSBREV_26: /* same here */
1097 case SSB_IDLOW_SSBREV_27: /* same here */
1098 return SSB_TMSLOW_REJECT_23; /* this is a guess */
1099 default:
1100 printk(KERN_INFO "ssb: Backplane Revision 0x%.8X\n", rev);
1101 WARN_ON(1);
1102 }
1103 return (SSB_TMSLOW_REJECT_22 | SSB_TMSLOW_REJECT_23);
1104 }
1105
1106 int ssb_device_is_enabled(struct ssb_device *dev)
1107 {
1108 u32 val;
1109 u32 reject;
1110
1111 reject = ssb_tmslow_reject_bitmask(dev);
1112 val = ssb_read32(dev, SSB_TMSLOW);
1113 val &= SSB_TMSLOW_CLOCK | SSB_TMSLOW_RESET | reject;
1114
1115 return (val == SSB_TMSLOW_CLOCK);
1116 }
1117 EXPORT_SYMBOL(ssb_device_is_enabled);
1118
1119 static void ssb_flush_tmslow(struct ssb_device *dev)
1120 {
1121 /* Make _really_ sure the device has finished the TMSLOW
1122 * register write transaction, as we risk running into
1123 * a machine check exception otherwise.
1124 * Do this by reading the register back to commit the
1125 * PCI write and delay an additional usec for the device
1126 * to react to the change. */
1127 ssb_read32(dev, SSB_TMSLOW);
1128 udelay(1);
1129 }
1130
1131 void ssb_device_enable(struct ssb_device *dev, u32 core_specific_flags)
1132 {
1133 u32 val;
1134
1135 ssb_device_disable(dev, core_specific_flags);
1136 ssb_write32(dev, SSB_TMSLOW,
1137 SSB_TMSLOW_RESET | SSB_TMSLOW_CLOCK |
1138 SSB_TMSLOW_FGC | core_specific_flags);
1139 ssb_flush_tmslow(dev);
1140
1141 /* Clear SERR if set. This is a hw bug workaround. */
1142 if (ssb_read32(dev, SSB_TMSHIGH) & SSB_TMSHIGH_SERR)
1143 ssb_write32(dev, SSB_TMSHIGH, 0);
1144
1145 val = ssb_read32(dev, SSB_IMSTATE);
1146 if (val & (SSB_IMSTATE_IBE | SSB_IMSTATE_TO)) {
1147 val &= ~(SSB_IMSTATE_IBE | SSB_IMSTATE_TO);
1148 ssb_write32(dev, SSB_IMSTATE, val);
1149 }
1150
1151 ssb_write32(dev, SSB_TMSLOW,
1152 SSB_TMSLOW_CLOCK | SSB_TMSLOW_FGC |
1153 core_specific_flags);
1154 ssb_flush_tmslow(dev);
1155
1156 ssb_write32(dev, SSB_TMSLOW, SSB_TMSLOW_CLOCK |
1157 core_specific_flags);
1158 ssb_flush_tmslow(dev);
1159 }
1160 EXPORT_SYMBOL(ssb_device_enable);
1161
1162 /* Wait for a bit in a register to get set or unset.
1163 * timeout is in units of ten-microseconds */
1164 static int ssb_wait_bit(struct ssb_device *dev, u16 reg, u32 bitmask,
1165 int timeout, int set)
1166 {
1167 int i;
1168 u32 val;
1169
1170 for (i = 0; i < timeout; i++) {
1171 val = ssb_read32(dev, reg);
1172 if (set) {
1173 if (val & bitmask)
1174 return 0;
1175 } else {
1176 if (!(val & bitmask))
1177 return 0;
1178 }
1179 udelay(10);
1180 }
1181 printk(KERN_ERR PFX "Timeout waiting for bitmask %08X on "
1182 "register %04X to %s.\n",
1183 bitmask, reg, (set ? "set" : "clear"));
1184
1185 return -ETIMEDOUT;
1186 }
1187
1188 void ssb_device_disable(struct ssb_device *dev, u32 core_specific_flags)
1189 {
1190 u32 reject;
1191
1192 if (ssb_read32(dev, SSB_TMSLOW) & SSB_TMSLOW_RESET)
1193 return;
1194
1195 reject = ssb_tmslow_reject_bitmask(dev);
1196 ssb_write32(dev, SSB_TMSLOW, reject | SSB_TMSLOW_CLOCK);
1197 ssb_wait_bit(dev, SSB_TMSLOW, reject, 1000, 1);
1198 ssb_wait_bit(dev, SSB_TMSHIGH, SSB_TMSHIGH_BUSY, 1000, 0);
1199 ssb_write32(dev, SSB_TMSLOW,
1200 SSB_TMSLOW_FGC | SSB_TMSLOW_CLOCK |
1201 reject | SSB_TMSLOW_RESET |
1202 core_specific_flags);
1203 ssb_flush_tmslow(dev);
1204
1205 ssb_write32(dev, SSB_TMSLOW,
1206 reject | SSB_TMSLOW_RESET |
1207 core_specific_flags);
1208 ssb_flush_tmslow(dev);
1209 }
1210 EXPORT_SYMBOL(ssb_device_disable);
1211
1212 u32 ssb_dma_translation(struct ssb_device *dev)
1213 {
1214 switch (dev->bus->bustype) {
1215 case SSB_BUSTYPE_SSB:
1216 return 0;
1217 case SSB_BUSTYPE_PCI:
1218 return SSB_PCI_DMA;
1219 default:
1220 __ssb_dma_not_implemented(dev);
1221 }
1222 return 0;
1223 }
1224 EXPORT_SYMBOL(ssb_dma_translation);
1225
1226 int ssb_dma_set_mask(struct ssb_device *dev, u64 mask)
1227 {
1228 #ifdef CONFIG_SSB_PCIHOST
1229 int err;
1230 #endif
1231
1232 switch (dev->bus->bustype) {
1233 case SSB_BUSTYPE_PCI:
1234 #ifdef CONFIG_SSB_PCIHOST
1235 err = pci_set_dma_mask(dev->bus->host_pci, mask);
1236 if (err)
1237 return err;
1238 err = pci_set_consistent_dma_mask(dev->bus->host_pci, mask);
1239 return err;
1240 #endif
1241 case SSB_BUSTYPE_SSB:
1242 return dma_set_mask(dev->dev, mask);
1243 default:
1244 __ssb_dma_not_implemented(dev);
1245 }
1246 return -ENOSYS;
1247 }
1248 EXPORT_SYMBOL(ssb_dma_set_mask);
1249
1250 void * ssb_dma_alloc_consistent(struct ssb_device *dev, size_t size,
1251 dma_addr_t *dma_handle, gfp_t gfp_flags)
1252 {
1253 switch (dev->bus->bustype) {
1254 case SSB_BUSTYPE_PCI:
1255 #ifdef CONFIG_SSB_PCIHOST
1256 if (gfp_flags & GFP_DMA) {
1257 /* Workaround: The PCI API does not support passing
1258 * a GFP flag. */
1259 return dma_alloc_coherent(&dev->bus->host_pci->dev,
1260 size, dma_handle, gfp_flags);
1261 }
1262 return pci_alloc_consistent(dev->bus->host_pci, size, dma_handle);
1263 #endif
1264 case SSB_BUSTYPE_SSB:
1265 return dma_alloc_coherent(dev->dev, size, dma_handle, gfp_flags);
1266 default:
1267 __ssb_dma_not_implemented(dev);
1268 }
1269 return NULL;
1270 }
1271 EXPORT_SYMBOL(ssb_dma_alloc_consistent);
1272
1273 void ssb_dma_free_consistent(struct ssb_device *dev, size_t size,
1274 void *vaddr, dma_addr_t dma_handle,
1275 gfp_t gfp_flags)
1276 {
1277 switch (dev->bus->bustype) {
1278 case SSB_BUSTYPE_PCI:
1279 #ifdef CONFIG_SSB_PCIHOST
1280 if (gfp_flags & GFP_DMA) {
1281 /* Workaround: The PCI API does not support passing
1282 * a GFP flag. */
1283 dma_free_coherent(&dev->bus->host_pci->dev,
1284 size, vaddr, dma_handle);
1285 return;
1286 }
1287 pci_free_consistent(dev->bus->host_pci, size,
1288 vaddr, dma_handle);
1289 return;
1290 #endif
1291 case SSB_BUSTYPE_SSB:
1292 dma_free_coherent(dev->dev, size, vaddr, dma_handle);
1293 return;
1294 default:
1295 __ssb_dma_not_implemented(dev);
1296 }
1297 }
1298 EXPORT_SYMBOL(ssb_dma_free_consistent);
1299
1300 int ssb_bus_may_powerdown(struct ssb_bus *bus)
1301 {
1302 struct ssb_chipcommon *cc;
1303 int err = 0;
1304
1305 /* On buses where more than one core may be working
1306 * at a time, we must not powerdown stuff if there are
1307 * still cores that may want to run. */
1308 if (bus->bustype == SSB_BUSTYPE_SSB)
1309 goto out;
1310
1311 cc = &bus->chipco;
1312
1313 if (!cc->dev)
1314 goto out;
1315 if (cc->dev->id.revision < 5)
1316 goto out;
1317
1318 ssb_chipco_set_clockmode(cc, SSB_CLKMODE_SLOW);
1319 err = ssb_pci_xtal(bus, SSB_GPIO_XTAL | SSB_GPIO_PLL, 0);
1320 if (err)
1321 goto error;
1322 out:
1323 #ifdef CONFIG_SSB_DEBUG
1324 bus->powered_up = 0;
1325 #endif
1326 return err;
1327 error:
1328 ssb_printk(KERN_ERR PFX "Bus powerdown failed\n");
1329 goto out;
1330 }
1331 EXPORT_SYMBOL(ssb_bus_may_powerdown);
1332
1333 int ssb_bus_powerup(struct ssb_bus *bus, bool dynamic_pctl)
1334 {
1335 struct ssb_chipcommon *cc;
1336 int err;
1337 enum ssb_clkmode mode;
1338
1339 err = ssb_pci_xtal(bus, SSB_GPIO_XTAL | SSB_GPIO_PLL, 1);
1340 if (err)
1341 goto error;
1342 cc = &bus->chipco;
1343 mode = dynamic_pctl ? SSB_CLKMODE_DYNAMIC : SSB_CLKMODE_FAST;
1344 ssb_chipco_set_clockmode(cc, mode);
1345
1346 #ifdef CONFIG_SSB_DEBUG
1347 bus->powered_up = 1;
1348 #endif
1349 return 0;
1350 error:
1351 ssb_printk(KERN_ERR PFX "Bus powerup failed\n");
1352 return err;
1353 }
1354 EXPORT_SYMBOL(ssb_bus_powerup);
1355
1356 u32 ssb_admatch_base(u32 adm)
1357 {
1358 u32 base = 0;
1359
1360 switch (adm & SSB_ADM_TYPE) {
1361 case SSB_ADM_TYPE0:
1362 base = (adm & SSB_ADM_BASE0);
1363 break;
1364 case SSB_ADM_TYPE1:
1365 SSB_WARN_ON(adm & SSB_ADM_NEG); /* unsupported */
1366 base = (adm & SSB_ADM_BASE1);
1367 break;
1368 case SSB_ADM_TYPE2:
1369 SSB_WARN_ON(adm & SSB_ADM_NEG); /* unsupported */
1370 base = (adm & SSB_ADM_BASE2);
1371 break;
1372 default:
1373 SSB_WARN_ON(1);
1374 }
1375
1376 return base;
1377 }
1378 EXPORT_SYMBOL(ssb_admatch_base);
1379
1380 u32 ssb_admatch_size(u32 adm)
1381 {
1382 u32 size = 0;
1383
1384 switch (adm & SSB_ADM_TYPE) {
1385 case SSB_ADM_TYPE0:
1386 size = ((adm & SSB_ADM_SZ0) >> SSB_ADM_SZ0_SHIFT);
1387 break;
1388 case SSB_ADM_TYPE1:
1389 SSB_WARN_ON(adm & SSB_ADM_NEG); /* unsupported */
1390 size = ((adm & SSB_ADM_SZ1) >> SSB_ADM_SZ1_SHIFT);
1391 break;
1392 case SSB_ADM_TYPE2:
1393 SSB_WARN_ON(adm & SSB_ADM_NEG); /* unsupported */
1394 size = ((adm & SSB_ADM_SZ2) >> SSB_ADM_SZ2_SHIFT);
1395 break;
1396 default:
1397 SSB_WARN_ON(1);
1398 }
1399 size = (1 << (size + 1));
1400
1401 return size;
1402 }
1403 EXPORT_SYMBOL(ssb_admatch_size);
1404
1405 static int __init ssb_modinit(void)
1406 {
1407 int err;
1408
1409 /* See the comment at the ssb_is_early_boot definition */
1410 ssb_is_early_boot = 0;
1411 err = bus_register(&ssb_bustype);
1412 if (err)
1413 return err;
1414
1415 /* Maybe we already registered some buses at early boot.
1416 * Check for this and attach them
1417 */
1418 ssb_buses_lock();
1419 err = ssb_attach_queued_buses();
1420 ssb_buses_unlock();
1421 if (err) {
1422 bus_unregister(&ssb_bustype);
1423 goto out;
1424 }
1425
1426 err = b43_pci_ssb_bridge_init();
1427 if (err) {
1428 ssb_printk(KERN_ERR "Broadcom 43xx PCI-SSB-bridge "
1429 "initialization failed\n");
1430 /* don't fail SSB init because of this */
1431 err = 0;
1432 }
1433 err = ssb_gige_init();
1434 if (err) {
1435 ssb_printk(KERN_ERR "SSB Broadcom Gigabit Ethernet "
1436 "driver initialization failed\n");
1437 /* don't fail SSB init because of this */
1438 err = 0;
1439 }
1440 out:
1441 return err;
1442 }
1443 /* ssb must be initialized after PCI but before the ssb drivers.
1444 * That means we must use some initcall between subsys_initcall
1445 * and device_initcall. */
1446 fs_initcall(ssb_modinit);
1447
1448 static void __exit ssb_modexit(void)
1449 {
1450 ssb_gige_exit();
1451 b43_pci_ssb_bridge_exit();
1452 bus_unregister(&ssb_bustype);
1453 }
1454 module_exit(ssb_modexit)
AMDTP streaming driver for the Linux FireWire stack (Juju)