3 * Bill Paul <wpaul@ee.columbia.edu>. All rights reserved.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. All advertising materials mentioning features or use of this software
14 * must display the following acknowledgement:
15 * This product includes software developed by Bill Paul.
16 * 4. Neither the name of the author nor the names of any co-contributors
17 * may be used to endorse or promote products derived from this software
18 * without specific prior written permission.
20 * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
21 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 * ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
24 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
30 * THE POSSIBILITY OF SUCH DAMAGE.
32 * $FreeBSD: src/sys/dev/mii/brgphyreg.h,v 1.1.2.2 2001/10/01 18:31:08 wpaul Exp $
33 * $DragonFly: src/sys/dev/netif/mii_layer/brgphyreg.h,v 1.4 2007/05/07 04:54:32 sephe Exp $
36 #ifndef _DEV_MII_BRGPHYREG_H_
37 #define _DEV_MII_BRGPHYREG_H_
40 * Broadcom BCM5400 registers
43 #define BRGPHY_MII_BMCR 0x00
44 #define BRGPHY_BMCR_RESET 0x8000
45 #define BRGPHY_BMCR_LOOP 0x4000
46 #define BRGPHY_BMCR_SPD0 0x2000 /* speed select, lower bit */
47 #define BRGPHY_BMCR_AUTOEN 0x1000 /* Autoneg enabled */
48 #define BRGPHY_BMCR_PDOWN 0x0800 /* Power down */
49 #define BRGPHY_BMCR_ISO 0x0400 /* Isolate */
50 #define BRGPHY_BMCR_STARTNEG 0x0200 /* Restart autoneg */
51 #define BRGPHY_BMCR_FDX 0x0100 /* Duplex mode */
52 #define BRGPHY_BMCR_CTEST 0x0080 /* Collision test enable */
53 #define BRGPHY_BMCR_SPD1 0x0040 /* Speed select, upper bit */
55 #define BRGPHY_S1000 BRGPHY_BMCR_SPD1 /* 1000mbps */
56 #define BRGPHY_S100 BRGPHY_BMCR_SPD0 /* 100mpbs */
57 #define BRGPHY_S10 0 /* 10mbps */
59 #define BRGPHY_MII_BMSR 0x01
60 #define BRGPHY_BMSR_EXTSTS 0x0100 /* Extended status present */
61 #define BRGPHY_BMSR_PRESUB 0x0040 /* Preamble surpression */
62 #define BRGPHY_BMSR_ACOMP 0x0020 /* Autoneg complete */
63 #define BRGPHY_BMSR_RFAULT 0x0010 /* Remote fault condition occured */
64 #define BRGPHY_BMSR_ANEG 0x0008 /* Autoneg capable */
65 #define BRGPHY_BMSR_LINK 0x0004 /* Link status */
66 #define BRGPHY_BMSR_JABBER 0x0002 /* Jabber detected */
67 #define BRGPHY_BMSR_EXT 0x0001 /* Extended capability */
69 #define BRGPHY_MII_ANAR 0x04
70 #define BRGPHY_ANAR_NP 0x8000 /* Next page */
71 #define BRGPHY_ANAR_RF 0x2000 /* Remote fault */
72 #define BRGPHY_ANAR_ASP 0x0800 /* Asymmetric Pause */
73 #define BRGPHY_ANAR_PC 0x0400 /* Pause capable */
74 #define BRGPHY_ANAR_SEL 0x001F /* selector field, 00001=Ethernet */
76 #define BRGPHY_MII_ANLPAR 0x05
77 #define BRGPHY_ANLPAR_NP 0x8000 /* Next page */
78 #define BRGPHY_ANLPAR_RF 0x2000 /* Remote fault */
79 #define BRGPHY_ANLPAR_ASP 0x0800 /* Asymmetric Pause */
80 #define BRGPHY_ANLPAR_PC 0x0400 /* Pause capable */
81 #define BRGPHY_ANLPAR_SEL 0x001F /* selector field, 00001=Ethernet */
83 #define BRGPHY_SEL_TYPE 0x0001 /* ethernet */
85 #define BRGPHY_MII_ANER 0x06
86 #define BRGPHY_ANER_PDF 0x0010 /* Parallel detection fault */
87 #define BRGPHY_ANER_LPNP 0x0008 /* Link partner can next page */
88 #define BRGPHY_ANER_NP 0x0004 /* Local PHY can next page */
89 #define BRGPHY_ANER_RX 0x0002 /* Next page received */
90 #define BRGPHY_ANER_LPAN 0x0001 /* Link partner autoneg capable */
92 #define BRGPHY_MII_NEXTP 0x07 /* Next page */
94 #define BRGPHY_MII_NEXTP_LP 0x08 /* Next page of link partner */
96 #define BRGPHY_MII_1000CTL 0x09 /* 1000baseT control */
97 #define BRGPHY_1000CTL_TST 0xE000 /* test modes */
98 #define BRGPHY_1000CTL_MSE 0x1000 /* Master/Slave enable */
99 #define BRGPHY_1000CTL_MSC 0x0800 /* Master/Slave configuration */
100 #define BRGPHY_1000CTL_RD 0x0400 /* Repeater/DTE */
101 #define BRGPHY_1000CTL_AFD 0x0200 /* Advertise full duplex */
102 #define BRGPHY_1000CTL_AHD 0x0100 /* Advertise half duplex */
104 #define BRGPHY_MII_1000STS 0x0A /* 1000baseT status */
105 #define BRGPHY_1000STS_MSF 0x8000 /* Master/slave fault */
106 #define BRGPHY_1000STS_MSR 0x4000 /* Master/slave result */
107 #define BRGPHY_1000STS_LRS 0x2000 /* Local receiver status */
108 #define BRGPHY_1000STS_RRS 0x1000 /* Remote receiver status */
109 #define BRGPHY_1000STS_LPFD 0x0800 /* Link partner can FD */
110 #define BRGPHY_1000STS_LPHD 0x0400 /* Link partner can HD */
111 #define BRGPHY_1000STS_IEC 0x00FF /* Idle error count */
113 #define BRGPHY_MII_EXTSTS 0x0F /* Extended status */
114 #define BRGPHY_EXTSTS_X_FD_CAP 0x8000 /* 1000base-X FD capable */
115 #define BRGPHY_EXTSTS_X_HD_CAP 0x4000 /* 1000base-X HD capable */
116 #define BRGPHY_EXTSTS_T_FD_CAP 0x2000 /* 1000base-T FD capable */
117 #define BRGPHY_EXTSTS_T_HD_CAP 0x1000 /* 1000base-T HD capable */
119 #define BRGPHY_MII_PHY_EXTCTL 0x10 /* PHY extended control */
120 #define BRGPHY_PHY_EXTCTL_MAC_PHY 0x8000 /* 10BIT/GMI-interface */
121 #define BRGPHY_PHY_EXTCTL_DIS_CROSS 0x4000 /* Disable MDI crossover */
122 #define BRGPHY_PHY_EXTCTL_TX_DIS 0x2000 /* Tx output disable d*/
123 #define BRGPHY_PHY_EXTCTL_INT_DIS 0x1000 /* Interrupts disabled */
124 #define BRGPHY_PHY_EXTCTL_F_INT 0x0800 /* Force interrupt */
125 #define BRGPHY_PHY_EXTCTL_BY_45 0x0400 /* Bypass 4B5B-Decoder */
126 #define BRGPHY_PHY_EXTCTL_BY_SCR 0x0200 /* Bypass scrambler */
127 #define BRGPHY_PHY_EXTCTL_BY_MLT3 0x0100 /* Bypass MLT3 encoder */
128 #define BRGPHY_PHY_EXTCTL_BY_RXA 0x0080 /* Bypass RX alignment */
129 #define BRGPHY_PHY_EXTCTL_RES_SCR 0x0040 /* Reset scrambler */
130 #define BRGPHY_PHY_EXTCTL_EN_LTR 0x0020 /* Enable LED traffic mode */
131 #define BRGPHY_PHY_EXTCTL_LED_ON 0x0010 /* Force LEDs on */
132 #define BRGPHY_PHY_EXTCTL_LED_OFF 0x0008 /* Force LEDs off */
133 #define BRGPHY_PHY_EXTCTL_EX_IPG 0x0004 /* Extended TX IPG mode */
134 #define BRGPHY_PHY_EXTCTL_3_LED 0x0002 /* Three link LED mode */
135 #define BRGPHY_PHY_EXTCTL_HIGH_LA 0x0001 /* GMII Fifo Elasticy (?) */
137 #define BRGPHY_MII_PHY_EXTSTS 0x11 /* PHY extended status */
138 #define BRGPHY_PHY_EXTSTS_CROSS_STAT 0x2000 /* MDI crossover status */
139 #define BRGPHY_PHY_EXTSTS_INT_STAT 0x1000 /* Interrupt status */
140 #define BRGPHY_PHY_EXTSTS_RRS 0x0800 /* Remote receiver status */
141 #define BRGPHY_PHY_EXTSTS_LRS 0x0400 /* Local receiver status */
142 #define BRGPHY_PHY_EXTSTS_LOCKED 0x0200 /* Locked */
143 #define BRGPHY_PHY_EXTSTS_LS 0x0100 /* Link status */
144 #define BRGPHY_PHY_EXTSTS_RF 0x0080 /* Remove fault */
145 #define BRGPHY_PHY_EXTSTS_CE_ER 0x0040 /* Carrier ext error */
146 #define BRGPHY_PHY_EXTSTS_BAD_SSD 0x0020 /* Bad SSD */
147 #define BRGPHY_PHY_EXTSTS_BAD_ESD 0x0010 /* Bad ESS */
148 #define BRGPHY_PHY_EXTSTS_RX_ER 0x0008 /* RX error */
149 #define BRGPHY_PHY_EXTSTS_TX_ER 0x0004 /* TX error */
150 #define BRGPHY_PHY_EXTSTS_LOCK_ER 0x0002 /* Lock error */
151 #define BRGPHY_PHY_EXTSTS_MLT3_ER 0x0001 /* MLT3 code error */
153 #define BRGPHY_MII_RXERRCNT 0x12 /* RX error counter */
155 #define BRGPHY_MII_FCERRCNT 0x13 /* false carrier sense counter */
156 #define BGRPHY_FCERRCNT 0x00FF /* False carrier counter */
158 #define BRGPHY_MII_RXNOCNT 0x14 /* RX not OK counter */
159 #define BRGPHY_RXNOCNT_LOCAL 0xFF00 /* Local RX not OK counter */
160 #define BRGPHY_RXNOCNT_REMOTE 0x00FF /* Local RX not OK counter */
162 #define BRGPHY_MII_DSP_RW_PORT 0x15 /* DSP coefficient r/w port */
164 #define BRGPHY_MII_DSP_ADDR_REG 0x17 /* DSP coefficient addr register */
166 #define BRGPHY_DSP_TAP_NUMBER_MASK 0x00
167 #define BRGPHY_DSP_AGC_A 0x00
168 #define BRGPHY_DSP_AGC_B 0x01
169 #define BRGPHY_DSP_MSE_PAIR_STATUS 0x02
170 #define BRGPHY_DSP_SOFT_DECISION 0x03
171 #define BRGPHY_DSP_PHASE_REG 0x04
172 #define BRGPHY_DSP_SKEW 0x05
173 #define BRGPHY_DSP_POWER_SAVER_UPPER_BOUND 0x06
174 #define BRGPHY_DSP_POWER_SAVER_LOWER_BOUND 0x07
175 #define BRGPHY_DSP_LAST_ECHO 0x08
176 #define BRGPHY_DSP_FREQUENCY 0x09
177 #define BRGPHY_DSP_PLL_BANDWIDTH 0x0A
178 #define BRGPHY_DSP_PLL_PHASE_OFFSET 0x0B
180 #define BRGPHYDSP_FILTER_DCOFFSET 0x0C00
181 #define BRGPHY_DSP_FILTER_FEXT3 0x0B00
182 #define BRGPHY_DSP_FILTER_FEXT2 0x0A00
183 #define BRGPHY_DSP_FILTER_FEXT1 0x0900
184 #define BRGPHY_DSP_FILTER_FEXT0 0x0800
185 #define BRGPHY_DSP_FILTER_NEXT3 0x0700
186 #define BRGPHY_DSP_FILTER_NEXT2 0x0600
187 #define BRGPHY_DSP_FILTER_NEXT1 0x0500
188 #define BRGPHY_DSP_FILTER_NEXT0 0x0400
189 #define BRGPHY_DSP_FILTER_ECHO 0x0300
190 #define BRGPHY_DSP_FILTER_DFE 0x0200
191 #define BRGPHY_DSP_FILTER_FFE 0x0100
193 #define BRGPHY_DSP_CONTROL_ALL_FILTERS 0x1000
195 #define BRGPHY_DSP_SEL_CH_0 0x0000
196 #define BRGPHY_DSP_SEL_CH_1 0x2000
197 #define BRGPHY_DSP_SEL_CH_2 0x4000
198 #define BRGPHY_DSP_SEL_CH_3 0x6000
200 #define BRGPHY_MII_AUXCTL 0x18 /* AUX control */
201 #define BRGPHY_AUXCTL_LOW_SQ 0x8000 /* Low squelch */
202 #define BRGPHY_AUXCTL_LONG_PKT 0x4000 /* RX long packets */
203 #define BRGPHY_AUXCTL_ER_CTL 0x3000 /* Edgerate control */
204 #define BRGPHY_AUXCTL_TX_TST 0x0400 /* TX test, always 1 */
205 #define BRGPHY_AUXCTL_DIS_PRF 0x0080 /* dis part resp filter */
206 #define BRGPHY_AUXCTL_DIAG_MODE 0x0004 /* Diagnostic mode */
208 #define BRGPHY_MII_AUXSTS 0x19 /* AUX status */
209 #define BRGPHY_AUXSTS_ACOMP 0x8000 /* autoneg complete */
210 #define BRGPHY_AUXSTS_AN_ACK 0x4000 /* autoneg complete ack */
211 #define BRGPHY_AUXSTS_AN_ACK_D 0x2000 /* autoneg complete ack detect */
212 #define BRGPHY_AUXSTS_AN_NPW 0x1000 /* autoneg next page wait */
213 #define BRGPHY_AUXSTS_AN_RES 0x0700 /* AN HDC */
214 #define BRGPHY_AUXSTS_PDF 0x0080 /* Parallel detect. fault */
215 #define BRGPHY_AUXSTS_RF 0x0040 /* remote fault */
216 #define BRGPHY_AUXSTS_ANP_R 0x0020 /* AN page received */
217 #define BRGPHY_AUXSTS_LP_ANAB 0x0010 /* LP AN ability */
218 #define BRGPHY_AUXSTS_LP_NPAB 0x0008 /* LP Next page ability */
219 #define BRGPHY_AUXSTS_LINK 0x0004 /* Link status */
220 #define BRGPHY_AUXSTS_PRR 0x0002 /* Pause resolution-RX */
221 #define BRGPHY_AUXSTS_PRT 0x0001 /* Pause resolution-TX */
223 #define BRGPHY_RES_1000FD 0x0700 /* 1000baseT full duplex */
224 #define BRGPHY_RES_1000HD 0x0600 /* 1000baseT half duplex */
225 #define BRGPHY_RES_100FD 0x0500 /* 100baseT full duplex */
226 #define BRGPHY_RES_100T4 0x0400 /* 100baseT4 */
227 #define BRGPHY_RES_100HD 0x0300 /* 100baseT half duplex */
228 #define BRGPHY_RES_10FD 0x0200 /* 10baseT full duplex */
229 #define BRGPHY_RES_10HD 0x0100 /* 10baseT half duplex */
231 #define BRGPHY_MII_ISR 0x1A /* interrupt status */
232 #define BRGPHY_ISR_PSERR 0x4000 /* Pair swap error */
233 #define BRGPHY_ISR_MDXI_SC 0x2000 /* MDIX Status Change */
234 #define BRGPHY_ISR_HCT 0x1000 /* counter above 32K */
235 #define BRGPHY_ISR_LCT 0x0800 /* all counter below 128 */
236 #define BRGPHY_ISR_AN_PR 0x0400 /* Autoneg page received */
237 #define BRGPHY_ISR_NO_HDCL 0x0200 /* No HCD Link */
238 #define BRGPHY_ISR_NO_HDC 0x0100 /* No HCD */
239 #define BRGPHY_ISR_USHDC 0x0080 /* Negotiated Unsupported HCD */
240 #define BRGPHY_ISR_SCR_S_ERR 0x0040 /* Scrambler sync error */
241 #define BRGPHY_ISR_RRS_CHG 0x0020 /* Remote RX status change */
242 #define BRGPHY_ISR_LRS_CHG 0x0010 /* Local RX status change */
243 #define BRGPHY_ISR_DUP_CHG 0x0008 /* Duplex mode change */
244 #define BRGPHY_ISR_LSP_CHG 0x0004 /* Link speed changed */
245 #define BRGPHY_ISR_LNK_CHG 0x0002 /* Link status change */
246 #define BRGPHY_ISR_CRCERR 0x0001 /* CEC error */
248 #define BRGPHY_MII_IMR 0x1B /* interrupt mask */
249 #define BRGPHY_IMR_PSERR 0x4000 /* Pair swap error */
250 #define BRGPHY_IMR_MDXI_SC 0x2000 /* MDIX Status Change */
251 #define BRGPHY_IMR_HCT 0x1000 /* counter above 32K */
252 #define BRGPHY_IMR_LCT 0x0800 /* all counter below 128 */
253 #define BRGPHY_IMR_AN_PR 0x0400 /* Autoneg page received */
254 #define BRGPHY_IMR_NO_HDCL 0x0200 /* No HCD Link */
255 #define BRGPHY_IMR_NO_HDC 0x0100 /* No HCD */
256 #define BRGPHY_IMR_USHDC 0x0080 /* Negotiated Unsupported HCD */
257 #define BRGPHY_IMR_SCR_S_ERR 0x0040 /* Scrambler sync error */
258 #define BRGPHY_IMR_RRS_CHG 0x0020 /* Remote RX status change */
259 #define BRGPHY_IMR_LRS_CHG 0x0010 /* Local RX status change */
260 #define BRGPHY_IMR_DUP_CHG 0x0008 /* Duplex mode change */
261 #define BRGPHY_IMR_LSP_CHG 0x0004 /* Link speed changed */
262 #define BRGPHY_IMR_LNK_CHG 0x0002 /* Link status change */
263 #define BRGPHY_IMR_CRCERR 0x0001 /* CEC error */
265 #define BRGPHY_TEST1 0x1E
266 #define BRGPHY_TEST1_TRIM_EN 0x0010
268 #define BRGPHY_INTRS \
269 ~(BRGPHY_IMR_LNK_CHG|BRGPHY_IMR_LSP_CHG|BRGPHY_IMR_DUP_CHG)
271 #endif /* _DEV_BRGPHY_MIIREG_H_ */
