2 * Copyright © 2014 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the
6 * "Software"), to deal in the Software without restriction, including
7 * without limitation the rights to use, copy, modify, merge, publish,
8 * distribute, sub license, and/or sell copies of the Software, and to
9 * permit persons to whom the Software is furnished to do so, subject to
10 * the following conditions:
12 * The above copyright notice and this permission notice (including the
13 * next paragraph) shall be included in all copies or substantial portions
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
25 #include "i915_params.h"
28 #define i915_param_named(name, T, perm, desc) \
29 module_param_named(name, i915_modparams.name, T, perm); \
30 MODULE_PARM_DESC(name, desc)
31 #define i915_param_named_unsafe(name, T, perm, desc) \
32 module_param_named_unsafe(name, i915_modparams.name, T, perm); \
33 MODULE_PARM_DESC(name, desc)
35 struct i915_params i915_modparams __read_mostly
= {
36 #define MEMBER(T, member, value) .member = (value),
37 I915_PARAMS_FOR_EACH(MEMBER
)
41 TUNABLE_INT("drm.i915.modeset", &i915_modparams
.modeset
);
42 i915_param_named(modeset
, int, 0400,
43 "Use kernel modesetting [KMS] (0=disable, "
44 "1=on, -1=force vga console preference [default])");
46 TUNABLE_INT("drm.i915.panel_ignore_lid", &i915_modparams
.panel_ignore_lid
);
47 i915_param_named_unsafe(panel_ignore_lid
, int, 0600,
48 "Override lid status (0=autodetect, 1=autodetect disabled [default], "
49 "-1=force lid closed, -2=force lid open)");
51 TUNABLE_INT("drm.i915.semaphores", &i915_modparams
.semaphores
);
52 i915_param_named_unsafe(semaphores
, int, 0400,
53 "Use semaphores for inter-ring sync "
54 "(default: -1 (use per-chip defaults))");
56 TUNABLE_INT("drm.i915.enable_rc6", &i915_modparams
.enable_rc6
);
57 i915_param_named_unsafe(enable_rc6
, int, 0400,
58 "Enable power-saving render C-state 6. "
59 "Different stages can be selected via bitmask values "
60 "(0 = disable; 1 = enable rc6; 2 = enable deep rc6; 4 = enable deepest rc6). "
61 "For example, 3 would enable rc6 and deep rc6, and 7 would enable everything. "
62 "default: -1 (use per-chip default)");
64 TUNABLE_INT("drm.i915.enable_dc", &i915_modparams
.enable_dc
);
65 i915_param_named_unsafe(enable_dc
, int, 0400,
66 "Enable power-saving display C-states. "
67 "(-1=auto [default]; 0=disable; 1=up to DC5; 2=up to DC6)");
69 TUNABLE_INT("drm.i915.enable_fbc", &i915_modparams
.enable_fbc
);
70 i915_param_named_unsafe(enable_fbc
, int, 0600,
71 "Enable frame buffer compression for power savings "
72 "(default: -1 (use per-chip default))");
74 TUNABLE_INT("drm.i915.lvds_channel_mode", &i915_modparams
.lvds_channel_mode
);
75 i915_param_named_unsafe(lvds_channel_mode
, int, 0400,
76 "Specify LVDS channel mode "
77 "(0=probe BIOS [default], 1=single-channel, 2=dual-channel)");
79 TUNABLE_INT("drm.i915.panel_use_ssc", &i915_modparams
.panel_use_ssc
);
80 i915_param_named_unsafe(panel_use_ssc
, int, 0600,
81 "Use Spread Spectrum Clock with panels [LVDS/eDP] "
82 "(default: auto from VBT)");
84 TUNABLE_INT("drm.i915.vbt_sdvo_panel_type", &i915_modparams
.vbt_sdvo_panel_type
);
85 i915_param_named_unsafe(vbt_sdvo_panel_type
, int, 0400,
86 "Override/Ignore selection of SDVO panel mode in the VBT "
87 "(-2=ignore, -1=auto [default], index in VBT BIOS table)");
89 i915_param_named_unsafe(reset
, int, 0600,
90 "Attempt GPU resets (0=disabled, 1=full gpu reset, 2=engine reset [default])");
92 i915_param_named_unsafe(vbt_firmware
, charp
, 0400,
93 "Load VBT from specified file under /lib/firmware");
95 #if IS_ENABLED(CONFIG_DRM_I915_CAPTURE_ERROR)
96 i915_param_named(error_capture
, bool, 0600,
97 "Record the GPU state following a hang. "
98 "This information in /sys/class/drm/card<N>/error is vital for "
99 "triaging and debugging hangs.");
102 i915_param_named_unsafe(enable_hangcheck
, bool, 0644,
103 "Periodically check GPU activity for detecting hangs. "
104 "WARNING: Disabling this can cause system wide hangs. "
107 TUNABLE_INT("drm.i915.enable_ppgtt", &i915_modparams
.enable_ppgtt
);
108 i915_param_named_unsafe(enable_ppgtt
, int, 0400,
109 "Override PPGTT usage. "
110 "(-1=auto [default], 0=disabled, 1=aliasing, 2=full, 3=full with extended address space)");
112 TUNABLE_INT("drm.i915.enable_execlists", &i915_modparams
.enable_execlists
);
113 i915_param_named_unsafe(enable_execlists
, int, 0400,
114 "Override execlists usage. "
115 "(-1=auto [default], 0=disabled, 1=enabled)");
117 TUNABLE_INT("drm.i915.enable_psr", &i915_modparams
.enable_psr
);
118 i915_param_named_unsafe(enable_psr
, int, 0600,
120 "(0=disabled, 1=enabled - link mode chosen per-platform, 2=force link-standby mode, 3=force link-off mode) "
121 "Default: -1 (use per-chip default)");
123 i915_param_named_unsafe(alpha_support
, bool, 0400,
124 "Enable alpha quality driver support for latest hardware. "
125 "See also CONFIG_DRM_I915_ALPHA_SUPPORT.");
127 i915_param_named_unsafe(disable_power_well
, int, 0400,
128 "Disable display power wells when possible "
129 "(-1=auto [default], 0=power wells always on, 1=power wells disabled when possible)");
131 i915_param_named_unsafe(enable_ips
, int, 0600, "Enable IPS (default: true)");
133 i915_param_named(fastboot
, bool, 0600,
134 "Try to skip unnecessary mode sets at boot time (default: false)");
136 i915_param_named_unsafe(prefault_disable
, bool, 0600,
137 "Disable page prefaulting for pread/pwrite/reloc (default:false). "
138 "For developers only.");
140 i915_param_named_unsafe(load_detect_test
, bool, 0600,
141 "Force-enable the VGA load detect code for testing (default:false). "
142 "For developers only.");
144 i915_param_named_unsafe(force_reset_modeset_test
, bool, 0600,
145 "Force a modeset during gpu reset for testing (default:false). "
146 "For developers only.");
148 TUNABLE_INT("drm.i915.panel_invert_brightness", &i915_modparams
.invert_brightness
);
149 i915_param_named_unsafe(invert_brightness
, int, 0600,
150 "Invert backlight brightness "
151 "(-1 force normal, 0 machine defaults, 1 force inversion), please "
152 "report PCI device ID, subsystem vendor and subsystem device ID "
153 "to dri-devel@lists.freedesktop.org, if your machine needs it. "
154 "It will then be included in an upcoming module version.");
156 i915_param_named(disable_display
, bool, 0400,
157 "Disable display (default: false)");
159 i915_param_named_unsafe(enable_cmd_parser
, bool, 0400,
160 "Enable command parsing (true=enabled [default], false=disabled)");
162 i915_param_named(mmio_debug
, int, 0600,
163 "Enable the MMIO debug code for the first N failures (default: off). "
164 "This may negatively affect performance.");
166 i915_param_named(verbose_state_checks
, bool, 0600,
167 "Enable verbose logs (ie. WARN_ON()) in case of unexpected hw state conditions.");
169 i915_param_named_unsafe(nuclear_pageflip
, bool, 0400,
170 "Force enable atomic functionality on platforms that don't have full support yet.");
172 /* WA to get away with the default setting in VBT for early platforms.Will be removed */
173 i915_param_named_unsafe(edp_vswing
, int, 0400,
174 "Ignore/Override vswing pre-emph table selection from VBT "
175 "(0=use value from vbt [default], 1=low power swing(200mV),"
176 "2=default swing(400mV))");
178 i915_param_named_unsafe(enable_guc_loading
, int, 0400,
179 "Enable GuC firmware loading "
180 "(-1=auto, 0=never [default], 1=if available, 2=required)");
182 i915_param_named_unsafe(enable_guc_submission
, int, 0400,
183 "Enable GuC submission "
184 "(-1=auto, 0=never [default], 1=if available, 2=required)");
186 i915_param_named(guc_log_level
, int, 0400,
187 "GuC firmware logging level (-1:disabled (default), 0-3:enabled)");
189 i915_param_named_unsafe(guc_firmware_path
, charp
, 0400,
190 "GuC firmware path to use instead of the default one");
192 i915_param_named_unsafe(huc_firmware_path
, charp
, 0400,
193 "HuC firmware path to use instead of the default one");
195 i915_param_named_unsafe(enable_dp_mst
, bool, 0600,
196 "Enable multi-stream transport (MST) for new DisplayPort sinks. (default: true)");
198 i915_param_named_unsafe(inject_load_failure
, uint
, 0400,
199 "Force an error after a number of failure check points (0:disabled (default), N:force failure at the Nth failure check point)");
201 i915_param_named(enable_dpcd_backlight
, bool, 0600,
202 "Enable support for DPCD backlight control (default:false)");
204 i915_param_named(enable_gvt
, bool, 0400,
205 "Enable support for Intel GVT-g graphics virtualization host support(default:false)");