1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2008 by Spencer Oliver *
6 * spen@spen-soft.co.uk *
8 * Copyright (C) 2009 by Øyvind Harboe *
9 * oyvind.harboe@zylin.com *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
25 ***************************************************************************/
32 typedef enum armv4_5_mode
34 ARMV4_5_MODE_USR
= 16,
35 ARMV4_5_MODE_FIQ
= 17,
36 ARMV4_5_MODE_IRQ
= 18,
37 ARMV4_5_MODE_SVC
= 19,
38 ARMV4_5_MODE_ABT
= 23,
39 ARMV4_5_MODE_UND
= 27,
40 ARMV4_5_MODE_SYS
= 31,
44 int armv4_5_mode_to_number(enum armv4_5_mode mode
);
45 enum armv4_5_mode
armv4_5_number_to_mode(int number
);
47 extern const char **armv4_5_mode_strings
;
49 typedef enum armv4_5_state
53 ARMV4_5_STATE_JAZELLE
,
56 extern char* armv4_5_state_strings
[];
58 extern int armv4_5_core_reg_map
[7][17];
60 #define ARMV4_5_CORE_REG_MODE(cache, mode, num) \
61 cache->reg_list[armv4_5_core_reg_map[armv4_5_mode_to_number(mode)][num]]
62 #define ARMV4_5_CORE_REG_MODENUM(cache, mode, num) \
63 cache->reg_list[armv4_5_core_reg_map[mode][num]]
65 /* offsets into armv4_5 core register cache */
69 ARMV4_5_SPSR_FIQ
= 32,
70 ARMV4_5_SPSR_IRQ
= 33,
71 ARMV4_5_SPSR_SVC
= 34,
72 ARMV4_5_SPSR_ABT
= 35,
76 #define ARMV4_5_COMMON_MAGIC 0x0A450A45
78 /* NOTE: this is being morphed into a generic toplevel holder for ARMs. */
79 #define armv4_5_common_s arm
82 * Represents a generic ARM core, with standard application registers.
84 * There are sixteen application registers (including PC, SP, LR) and a PSR.
85 * Cortex-M series cores do not support as many core states or shadowed
86 * registers as traditional ARM cores, and only support Thumb2 instructions.
91 struct reg_cache
*core_cache
;
93 int /* armv4_5_mode */ core_mode
;
94 enum armv4_5_state core_state
;
96 /** Flag reporting unavailability of the BKPT instruction. */
99 /** Handle for the Embedded Trace Module, if one is present. */
100 struct etm_context
*etm
;
102 int (*full_context
)(struct target
*target
);
103 int (*read_core_reg
)(struct target
*target
,
104 int num
, enum armv4_5_mode mode
);
105 int (*write_core_reg
)(struct target
*target
,
106 int num
, enum armv4_5_mode mode
, uint32_t value
);
110 #define target_to_armv4_5 target_to_arm
112 /** Convert target handle to generic ARM target state handle. */
113 static inline struct arm
*target_to_arm(struct target
*target
)
115 return target
->arch_info
;
118 static inline bool is_arm(struct arm
*arm
)
120 return arm
&& arm
->common_magic
== ARMV4_5_COMMON_MAGIC
;
123 struct armv4_5_algorithm
127 enum armv4_5_mode core_mode
;
128 enum armv4_5_state core_state
;
131 struct armv4_5_core_reg
134 enum armv4_5_mode mode
;
135 struct target
*target
;
136 struct arm
*armv4_5_common
;
139 struct reg_cache
* armv4_5_build_reg_cache(struct target
*target
,
140 struct arm
*armv4_5_common
);
142 int armv4_5_arch_state(struct target
*target
);
143 int armv4_5_get_gdb_reg_list(struct target
*target
,
144 struct reg
**reg_list
[], int *reg_list_size
);
146 int armv4_5_register_commands(struct command_context
*cmd_ctx
);
147 int armv4_5_init_arch_info(struct target
*target
, struct arm
*armv4_5
);
149 int armv4_5_run_algorithm(struct target
*target
,
150 int num_mem_params
, struct mem_param
*mem_params
,
151 int num_reg_params
, struct reg_param
*reg_params
,
152 uint32_t entry_point
, uint32_t exit_point
,
153 int timeout_ms
, void *arch_info
);
155 int armv4_5_invalidate_core_regs(struct target
*target
);
157 int arm_checksum_memory(struct target
*target
,
158 uint32_t address
, uint32_t count
, uint32_t *checksum
);
159 int arm_blank_check_memory(struct target
*target
,
160 uint32_t address
, uint32_t count
, uint32_t *blank
);
163 /* ARM mode instructions
166 /* Store multiple increment after
168 * List: for each bit in list: store register
169 * S: in priviledged mode: store user-mode registers
170 * W = 1: update the base register. W = 0: leave the base register untouched
172 #define ARMV4_5_STMIA(Rn, List, S, W) (0xe8800000 | ((S) << 22) | ((W) << 21) | ((Rn) << 16) | (List))
174 /* Load multiple increment after
176 * List: for each bit in list: store register
177 * S: in priviledged mode: store user-mode registers
178 * W = 1: update the base register. W = 0: leave the base register untouched
180 #define ARMV4_5_LDMIA(Rn, List, S, W) (0xe8900000 | ((S) << 22) | ((W) << 21) | ((Rn) << 16) | (List))
183 #define ARMV4_5_NOP (0xe1a08008)
185 /* Move PSR to general purpose register
186 * R = 1: SPSR R = 0: CPSR
187 * Rn: target register
189 #define ARMV4_5_MRS(Rn, R) (0xe10f0000 | ((R) << 22) | ((Rn) << 12))
192 * Rd: register to store
195 #define ARMV4_5_STR(Rd, Rn) (0xe5800000 | ((Rd) << 12) | ((Rn) << 16))
198 * Rd: register to load
201 #define ARMV4_5_LDR(Rd, Rn) (0xe5900000 | ((Rd) << 12) | ((Rn) << 16))
203 /* Move general purpose register to PSR
204 * R = 1: SPSR R = 0: CPSR
206 * 1: control field 2: extension field 4: status field 8: flags field
207 * Rm: source register
209 #define ARMV4_5_MSR_GP(Rm, Field, R) (0xe120f000 | (Rm) | ((Field) << 16) | ((R) << 22))
210 #define ARMV4_5_MSR_IM(Im, Rotate, Field, R) (0xe320f000 | (Im) | ((Rotate) << 8) | ((Field) << 16) | ((R) << 22))
212 /* Load Register Halfword Immediate Post-Index
213 * Rd: register to load
216 #define ARMV4_5_LDRH_IP(Rd, Rn) (0xe0d000b2 | ((Rd) << 12) | ((Rn) << 16))
218 /* Load Register Byte Immediate Post-Index
219 * Rd: register to load
222 #define ARMV4_5_LDRB_IP(Rd, Rn) (0xe4d00001 | ((Rd) << 12) | ((Rn) << 16))
224 /* Store register Halfword Immediate Post-Index
225 * Rd: register to store
228 #define ARMV4_5_STRH_IP(Rd, Rn) (0xe0c000b2 | ((Rd) << 12) | ((Rn) << 16))
230 /* Store register Byte Immediate Post-Index
231 * Rd: register to store
234 #define ARMV4_5_STRB_IP(Rd, Rn) (0xe4c00001 | ((Rd) << 12) | ((Rn) << 16))
237 * Im: Branch target (left-shifted by 2 bits, added to PC)
238 * L: 1: branch and link 0: branch only
240 #define ARMV4_5_B(Im, L) (0xea000000 | (Im) | ((L) << 24))
242 /* Branch and exchange (ARM state)
243 * Rm: register holding branch target address
245 #define ARMV4_5_BX(Rm) (0xe12fff10 | (Rm))
247 /* Move to ARM register from coprocessor
248 * CP: Coprocessor number
249 * op1: Coprocessor opcode
250 * Rd: destination register
251 * CRn: first coprocessor operand
252 * CRm: second coprocessor operand
253 * op2: Second coprocessor opcode
255 #define ARMV4_5_MRC(CP, op1, Rd, CRn, CRm, op2) (0xee100010 | (CRm) | ((op2) << 5) | ((CP) << 8) | ((Rd) << 12) | ((CRn) << 16) | ((op1) << 21))
257 /* Move to coprocessor from ARM register
258 * CP: Coprocessor number
259 * op1: Coprocessor opcode
260 * Rd: destination register
261 * CRn: first coprocessor operand
262 * CRm: second coprocessor operand
263 * op2: Second coprocessor opcode
265 #define ARMV4_5_MCR(CP, op1, Rd, CRn, CRm, op2) (0xee000010 | (CRm) | ((op2) << 5) | ((CP) << 8) | ((Rd) << 12) | ((CRn) << 16) | ((op1) << 21))
267 /* Breakpoint instruction (ARMv5)
268 * Im: 16-bit immediate
270 #define ARMV5_BKPT(Im) (0xe1200070 | ((Im & 0xfff0) << 8) | (Im & 0xf))
273 /* Thumb mode instructions
276 /* Store register (Thumb mode)
277 * Rd: source register
280 #define ARMV4_5_T_STR(Rd, Rn) ((0x6000 | (Rd) | ((Rn) << 3)) | ((0x6000 | (Rd) | ((Rn) << 3)) << 16))
282 /* Load register (Thumb state)
283 * Rd: destination register
286 #define ARMV4_5_T_LDR(Rd, Rn) ((0x6800 | ((Rn) << 3) | (Rd)) | ((0x6800 | ((Rn) << 3) | (Rd)) << 16))
288 /* Load multiple (Thumb state)
290 * List: for each bit in list: store register
292 #define ARMV4_5_T_LDMIA(Rn, List) ((0xc800 | ((Rn) << 8) | (List)) | ((0xc800 | ((Rn) << 8) | List) << 16))
294 /* Load register with PC relative addressing
295 * Rd: register to load
297 #define ARMV4_5_T_LDR_PCREL(Rd) ((0x4800 | ((Rd) << 8)) | ((0x4800 | ((Rd) << 8)) << 16))
299 /* Move hi register (Thumb mode)
300 * Rd: destination register
301 * Rm: source register
303 #define ARMV4_5_T_MOV(Rd, Rm) ((0x4600 | ((Rd) & 0x7) | (((Rd) & 0x8) << 4) | (((Rm) & 0x7) << 3) | (((Rm) & 0x8) << 3)) | ((0x4600 | ((Rd) & 0x7) | (((Rd) & 0x8) << 4) | (((Rm) & 0x7) << 3) | (((Rm) & 0x8) << 3)) << 16))
305 /* No operation (Thumb mode)
307 #define ARMV4_5_T_NOP (0x46c0 | (0x46c0 << 16))
309 /* Move immediate to register (Thumb state)
310 * Rd: destination register
311 * Im: 8-bit immediate value
313 #define ARMV4_5_T_MOV_IM(Rd, Im) ((0x2000 | ((Rd) << 8) | (Im)) | ((0x2000 | ((Rd) << 8) | (Im)) << 16))
315 /* Branch and Exchange
316 * Rm: register containing branch target
318 #define ARMV4_5_T_BX(Rm) ((0x4700 | ((Rm) << 3)) | ((0x4700 | ((Rm) << 3)) << 16))
320 /* Branch (Thumb state)
323 #define ARMV4_5_T_B(Imm) ((0xe000 | (Imm)) | ((0xe000 | (Imm)) << 16))
325 /* Breakpoint instruction (ARMv5) (Thumb state)
326 * Im: 8-bit immediate
328 #define ARMV5_T_BKPT(Im) ((0xbe00 | Im) | ((0xbe00 | Im) << 16))
330 /* build basic mrc/mcr opcode */
332 static inline uint32_t mrc_opcode(int cpnum
, uint32_t op1
, uint32_t op2
, uint32_t CRn
, uint32_t CRm
)
342 #endif /* ARMV4_5_H */