Import 2.3.25pre1
[davej-history.git] / drivers / block / dtc2278.c
blobd805dec759d55cc536dcbce2d9dfdfee52d67b20
1 /*
2 * linux/drivers/block/dtc2278.c Version 0.02 Feb 10, 1996
4 * Copyright (C) 1996 Linus Torvalds & author (see below)
5 */
7 #undef REALLY_SLOW_IO /* most systems can safely undef this */
9 #include <linux/types.h>
10 #include <linux/kernel.h>
11 #include <linux/delay.h>
12 #include <linux/timer.h>
13 #include <linux/mm.h>
14 #include <linux/ioport.h>
15 #include <linux/blkdev.h>
16 #include <linux/hdreg.h>
17 #include <linux/ide.h>
19 #include <asm/io.h>
21 #include "ide_modes.h"
24 * Changing this #undef to #define may solve start up problems in some systems.
26 #undef ALWAYS_SET_DTC2278_PIO_MODE
29 * From: andy@cercle.cts.com (Dyan Wile)
31 * Below is a patch for DTC-2278 - alike software-programmable controllers
32 * The code enables the secondary IDE controller and the PIO4 (3?) timings on
33 * the primary (EIDE). You may probably have to enable the 32-bit support to
34 * get the full speed. You better get the disk interrupts disabled ( hdparm -u0
35 * /dev/hd.. ) for the drives connected to the EIDE interface. (I get my
36 * filesystem corrupted with -u1, but under heavy disk load only :-)
38 * This card is now forced to use the "serialize" feature,
39 * and irq-unmasking is disallowed. If io_32bit is enabled,
40 * it must be done for BOTH drives on each interface.
42 * This code was written for the DTC2278E, but might work with any of these:
44 * DTC2278S has only a single IDE interface.
45 * DTC2278D has two IDE interfaces and is otherwise identical to the S version.
46 * DTC2278E also has serial ports and a printer port
47 * DTC2278EB: has onboard BIOS, and "works like a charm" -- Kent Bradford <kent@theory.caltech.edu>
49 * There may be a fourth controller type. The S and D versions use the
50 * Winbond chip, and I think the E version does also.
54 static void sub22 (char b, char c)
56 int i;
58 for(i = 0; i < 3; ++i) {
59 inb(0x3f6);
60 outb_p(b,0xb0);
61 inb(0x3f6);
62 outb_p(c,0xb4);
63 inb(0x3f6);
64 if(inb(0xb4) == c) {
65 outb_p(7,0xb0);
66 inb(0x3f6);
67 return; /* success */
72 static void tune_dtc2278 (ide_drive_t *drive, byte pio)
74 unsigned long flags;
76 pio = ide_get_best_pio_mode(drive, pio, 4, NULL);
78 if (pio >= 3) {
79 save_flags(flags); /* all CPUs */
80 cli(); /* all CPUs */
82 * This enables PIO mode4 (3?) on the first interface
84 sub22(1,0xc3);
85 sub22(0,0xa0);
86 restore_flags(flags); /* all CPUs */
87 } else {
88 /* we don't know how to set it back again.. */
92 * 32bit I/O has to be enabled for *both* drives at the same time.
94 drive->io_32bit = 1;
95 HWIF(drive)->drives[!drive->select.b.unit].io_32bit = 1;
98 void init_dtc2278 (void)
100 unsigned long flags;
102 __save_flags(flags); /* local CPU only */
103 __cli(); /* local CPU only */
105 * This enables the second interface
107 outb_p(4,0xb0);
108 inb(0x3f6);
109 outb_p(0x20,0xb4);
110 inb(0x3f6);
111 #ifdef ALWAYS_SET_DTC2278_PIO_MODE
113 * This enables PIO mode4 (3?) on the first interface
114 * and may solve start-up problems for some people.
116 sub22(1,0xc3);
117 sub22(0,0xa0);
118 #endif
119 __restore_flags(flags); /* local CPU only */
121 ide_hwifs[0].serialized = 1;
122 ide_hwifs[1].serialized = 1;
123 ide_hwifs[0].chipset = ide_dtc2278;
124 ide_hwifs[1].chipset = ide_dtc2278;
125 ide_hwifs[0].tuneproc = &tune_dtc2278;
126 ide_hwifs[0].drives[0].no_unmask = 1;
127 ide_hwifs[0].drives[1].no_unmask = 1;
128 ide_hwifs[1].drives[0].no_unmask = 1;
129 ide_hwifs[1].drives[1].no_unmask = 1;
130 ide_hwifs[0].mate = &ide_hwifs[1];
131 ide_hwifs[1].mate = &ide_hwifs[0];
132 ide_hwifs[1].channel = 1;