soc/intel/cannonlake: Correct the GPE DWx mapping for GPIO groups