| commit | 7c9540ea1d46a776ec92b58f99074f51b430f9bb | |
| author | Xiang Wang <wxjstz@126.com> | |
| Thu, 11 Oct 2018 09:30:37 +0000 (11 17:30 +0800) | ||
| committer | Patrick Georgi <pgeorgi@google.com> | |
| Mon, 5 Nov 2018 09:03:40 +0000 (5 09:03 +0000) | ||
| tree | dc9b3d25062791f40edd72ddcccaa3dd0171b85c | treesnapshot (tar.gz zip) |
| parent | c85f9c589726caba41970d5fbdadd8a147dd7956 | commitdiff |
riscv: add support smp_pause / smp_resume
See https://doc.coreboot.org/arch/riscv/ we know that we need to execute
smp_pause at the start of each stage and smp_resume at the end of each
stage.
Change-Id: I6f8159637bfb15f54f0abeb335de2ba6e9cf82fb
Signed-off-by: Xiang Wang <wxjstz@126.com>
Reviewed-on: https://review.coreboot.org/29023
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-by: Philipp Hug <philipp@hug.cx>
See https://doc.coreboot.org/arch/riscv/ we know that we need to execute
smp_pause at the start of each stage and smp_resume at the end of each
stage.
Change-Id: I6f8159637bfb15f54f0abeb335de2ba6e9cf82fb
Signed-off-by: Xiang Wang <wxjstz@126.com>
Reviewed-on: https://review.coreboot.org/29023
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-by: Philipp Hug <philipp@hug.cx>