1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 #ifndef MAINBOARD_GPIO_H
4 #define MAINBOARD_GPIO_H
11 /* Pad configuration in ramstage. */
12 static const struct pad_config gpio_table
[] = {
13 /* RCIN# */_PAD_CFG_STRUCT(GPP_A0
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
14 /* LAD0 */_PAD_CFG_STRUCT(GPP_A1
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(NATIVE
)),
15 /* LAD1 */_PAD_CFG_STRUCT(GPP_A2
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(NATIVE
)),
16 /* LAD2 */_PAD_CFG_STRUCT(GPP_A3
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(NATIVE
)),
17 /* LAD3 */_PAD_CFG_STRUCT(GPP_A4
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(NATIVE
)),
18 /* LFRAME# */_PAD_CFG_STRUCT(GPP_A5
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
19 /* SERIRQ */_PAD_CFG_STRUCT(GPP_A6
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
20 /* GPIO */_PAD_CFG_STRUCT(GPP_A7
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(RX_DISABLE
) | 1, 0),
21 /* GPIO */_PAD_CFG_STRUCT(GPP_A8
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), PAD_PULL(20K_PU
)),
22 /* CLKOUT_LPC0 */_PAD_CFG_STRUCT(GPP_A9
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), PAD_PULL(20K_PD
)),
23 /* CLKOUT_LPC1 */_PAD_CFG_STRUCT(GPP_A10
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), PAD_PULL(20K_PD
)),
24 /* GPIO */_PAD_CFG_STRUCT(GPP_A11
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(RX_DISABLE
), 0),
25 /* GPIO */_PAD_CFG_STRUCT(GPP_A12
, PAD_FUNC(GPIO
) | PAD_TRIG(OFF
) | PAD_BUF(RX_DISABLE
), 0),
26 /* SUSWARN#/SUSPWRDNACK */_PAD_CFG_STRUCT(GPP_A13
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
27 /* SUS_STAT# */_PAD_CFG_STRUCT(GPP_A14
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
28 /* SUS_ACK# */_PAD_CFG_STRUCT(GPP_A15
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
29 /* CLKOUT_48 */_PAD_CFG_STRUCT(GPP_A16
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_DISABLE
), 0),
30 /* ISH_GP7 */_PAD_CFG_STRUCT(GPP_A17
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
31 /* GPIO */_PAD_CFG_STRUCT(GPP_A18
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
32 /* GPIO */_PAD_CFG_STRUCT(GPP_A19
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
33 /* GPIO */_PAD_CFG_STRUCT(GPP_A20
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
34 /* GPIO */_PAD_CFG_STRUCT(GPP_A21
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
35 /* GPIO */_PAD_CFG_STRUCT(GPP_A22
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(RX_DISABLE
) | 1, 0),
36 /* GPIO */_PAD_CFG_STRUCT(GPP_A23
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_DISABLE
), PAD_PULL(20K_PD
)),
37 /* n/a */_PAD_CFG_STRUCT(GPP_B0
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
38 /* n/a */_PAD_CFG_STRUCT(GPP_B1
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
39 /* GPIO */_PAD_CFG_STRUCT(GPP_B2
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
40 /* GPIO */_PAD_CFG_STRUCT(GPP_B3
, PAD_FUNC(GPIO
) | PAD_RESET(PLTRST
) | PAD_TRIG(OFF
) | PAD_BUF(TX_DISABLE
) | (1 << 1), 0),
41 /* GPIO */_PAD_CFG_STRUCT(GPP_B4
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(RX_DISABLE
) | 1, 0),
42 /* SRCCLKREQ0# */_PAD_CFG_STRUCT(GPP_B5
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
43 /* SRCCLKREQ1# */_PAD_CFG_STRUCT(GPP_B6
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
44 /* SRCCLKREQ2# */_PAD_CFG_STRUCT(GPP_B7
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
45 /* SRCCLKREQ3# */_PAD_CFG_STRUCT(GPP_B8
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
46 /* SRCCLKREQ4# */_PAD_CFG_STRUCT(GPP_B9
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
47 /* GPIO */_PAD_CFG_STRUCT(GPP_B10
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_DISABLE
) | (1 << 1), 0),
48 /* n/a */_PAD_CFG_STRUCT(GPP_B11
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
49 /* SLP_S0# */_PAD_CFG_STRUCT(GPP_B12
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
50 /* PLTRST# */_PAD_CFG_STRUCT(GPP_B13
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
51 /* GPIO */_PAD_CFG_STRUCT(GPP_B14
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(RX_DISABLE
) | 1, PAD_PULL(20K_PD
)),
52 /* GPIO */_PAD_CFG_STRUCT(GPP_B15
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
53 /* GPIO */_PAD_CFG_STRUCT(GPP_B16
, PAD_FUNC(GPIO
) | PAD_RESET(PLTRST
) | PAD_TRIG(OFF
) | PAD_RX_POL(INVERT
) | PAD_BUF(TX_DISABLE
) | (1 << 1), 0),
54 /* GPIO */_PAD_CFG_STRUCT(GPP_B17
, PAD_FUNC(GPIO
) | PAD_RESET(PLTRST
) | PAD_TRIG(OFF
) | PAD_RX_POL(INVERT
) | PAD_BUF(TX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
55 /* GPIO */_PAD_CFG_STRUCT(GPP_B18
, PAD_FUNC(GPIO
) | PAD_RESET(PLTRST
) | PAD_TRIG(OFF
) | PAD_RX_POL(INVERT
) | PAD_BUF(TX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
56 /* GPIO */_PAD_CFG_STRUCT(GPP_B19
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
57 /* GSPI1_CLK */_PAD_CFG_STRUCT(GPP_B20
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), PAD_PULL(20K_PD
)),
58 /* GSPI1_MISO */_PAD_CFG_STRUCT(GPP_B21
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), PAD_PULL(20K_PD
)),
59 /* GSPIO_MOSI */_PAD_CFG_STRUCT(GPP_B22
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), PAD_PULL(20K_PD
)),
60 /* GPIO */_PAD_CFG_STRUCT(GPP_B23
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(RX_DISABLE
) | 1, PAD_PULL(20K_PD
)),
61 /* SMBCLK */_PAD_CFG_STRUCT(GPP_C0
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
62 /* SMBDATA */_PAD_CFG_STRUCT(GPP_C1
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PD
)),
63 /* GPIO */_PAD_CFG_STRUCT(GPP_C2
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(RX_DISABLE
) | 1, PAD_PULL(20K_PD
)),
64 /* SML0CLK */_PAD_CFG_STRUCT(GPP_C3
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
65 /* SML0DATA */_PAD_CFG_STRUCT(GPP_C4
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
66 /* GPIO */_PAD_CFG_STRUCT(GPP_C5
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_RX_POL(INVERT
) | PAD_BUF(TX_DISABLE
), PAD_PULL(20K_PD
)),
67 /* RESERVED */_PAD_CFG_STRUCT(GPP_C6
, 0xffffffff, 0xffffff00),
68 /* RESERVED */_PAD_CFG_STRUCT(GPP_C7
, 0xffffffff, 0xffffff00),
69 /* UART0_RXD */_PAD_CFG_STRUCT(GPP_C8
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
70 /* UART0_TXD */_PAD_CFG_STRUCT(GPP_C9
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
71 /* UART0_RTS# */_PAD_CFG_STRUCT(GPP_C10
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
72 /* UART0_CTS# */_PAD_CFG_STRUCT(GPP_C11
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
73 /* UART1_RXD */_PAD_CFG_STRUCT(GPP_C12
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
74 /* UART1_TXD */_PAD_CFG_STRUCT(GPP_C13
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
75 /* UART1_RTS# */_PAD_CFG_STRUCT(GPP_C14
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
76 /* UART1_CTS# */_PAD_CFG_STRUCT(GPP_C15
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
77 /* I2C0_SDA */_PAD_CFG_STRUCT(GPP_C16
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
78 /* I2C0_SCL */_PAD_CFG_STRUCT(GPP_C17
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
79 /* I2C1_SDA */_PAD_CFG_STRUCT(GPP_C18
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
80 /* I2C1_SCL */_PAD_CFG_STRUCT(GPP_C19
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
81 /* UART2_RXD */_PAD_CFG_STRUCT(GPP_C20
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
82 /* UART2_TXD */_PAD_CFG_STRUCT(GPP_C21
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
83 /* UART2_RTS# */_PAD_CFG_STRUCT(GPP_C22
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
84 /* UART2_CTS# */_PAD_CFG_STRUCT(GPP_C23
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
85 /* n/a */_PAD_CFG_STRUCT(GPP_D0
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
86 /* n/a */_PAD_CFG_STRUCT(GPP_D1
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
87 /* n/a */_PAD_CFG_STRUCT(GPP_D2
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
88 /* n/a */_PAD_CFG_STRUCT(GPP_D3
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
89 /* ISH_I2C2_SDA */_PAD_CFG_STRUCT(GPP_D4
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
90 /* I2S_SFRM */_PAD_CFG_STRUCT(GPP_D5
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
91 /* I2S_TXD */_PAD_CFG_STRUCT(GPP_D6
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
92 /* I2S_RXD */_PAD_CFG_STRUCT(GPP_D7
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
93 /* I2S_SCLK */_PAD_CFG_STRUCT(GPP_D8
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
94 /* GPIO */_PAD_CFG_STRUCT(GPP_D9
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
95 /* GPIO */_PAD_CFG_STRUCT(GPP_D10
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
96 /* GPIO */_PAD_CFG_STRUCT(GPP_D11
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
97 /* GPIO */_PAD_CFG_STRUCT(GPP_D12
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
98 /* ISH_UART0_RXD */_PAD_CFG_STRUCT(GPP_D13
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
99 /* ISH_UART0_TXD */_PAD_CFG_STRUCT(GPP_D14
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), PAD_PULL(20K_PU
)),
100 /* ISH_UART0_RTS# */_PAD_CFG_STRUCT(GPP_D15
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
101 /* ISH_UART0_CTS# */_PAD_CFG_STRUCT(GPP_D16
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
102 /* DMIC_CLK1 */_PAD_CFG_STRUCT(GPP_D17
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
103 /* DMIC_DATA1 */_PAD_CFG_STRUCT(GPP_D18
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), PAD_PULL(20K_PD
)),
104 /* DMIC_CLK0 */_PAD_CFG_STRUCT(GPP_D19
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
105 /* DMIC_DATA0 */_PAD_CFG_STRUCT(GPP_D20
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), PAD_PULL(20K_PD
)),
106 /* n/a */_PAD_CFG_STRUCT(GPP_D21
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
107 /* n/a */_PAD_CFG_STRUCT(GPP_D22
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
108 /* ISH_I2C2_SCL */_PAD_CFG_STRUCT(GPP_D23
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
109 /* GPIO */_PAD_CFG_STRUCT(GPP_E0
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(RX_DISABLE
), 0),
110 /* GPIO */_PAD_CFG_STRUCT(GPP_E1
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_RX_POL(INVERT
) | PAD_BUF(TX_DISABLE
) | (1 << 1), 0),
111 /* GPIO */_PAD_CFG_STRUCT(GPP_E2
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
112 /* GPIO */_PAD_CFG_STRUCT(GPP_E3
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_DISABLE
) | (1 << 1) | 1, 0),
113 /* GPIO */_PAD_CFG_STRUCT(GPP_E4
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
114 /* SATA_DEVSLP1 */_PAD_CFG_STRUCT(GPP_E5
, PAD_FUNC(NF1
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
115 /* SATA_DEVSLP2 */_PAD_CFG_STRUCT(GPP_E6
, PAD_FUNC(NF1
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
116 /* GPIO */_PAD_CFG_STRUCT(GPP_E7
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
117 /* SATA_LED# */_PAD_CFG_STRUCT(GPP_E8
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
118 /* USB_OC0# */_PAD_CFG_STRUCT(GPP_E9
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
119 /* USB_OC1# */_PAD_CFG_STRUCT(GPP_E10
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
120 /* USB_OC2# */_PAD_CFG_STRUCT(GPP_E11
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
121 /* GPIO */_PAD_CFG_STRUCT(GPP_E12
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
122 /* n/a */_PAD_CFG_STRUCT(GPP_E13
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
123 /* n/a */_PAD_CFG_STRUCT(GPP_E14
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
124 /* GPIO */_PAD_CFG_STRUCT(GPP_E15
, PAD_FUNC(GPIO
) | PAD_RESET(PLTRST
) | PAD_IRQ_ROUTE(SCI
) | PAD_RX_POL(INVERT
) | PAD_BUF(TX_DISABLE
) | (1 << 1), 0),
125 /* GPIO */_PAD_CFG_STRUCT(GPP_E16
, PAD_FUNC(GPIO
) | PAD_RESET(PLTRST
) | PAD_TRIG(OFF
) | PAD_BUF(TX_DISABLE
) | (1 << 1), 0),
126 /* n/a */_PAD_CFG_STRUCT(GPP_E17
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
127 /* n/a */_PAD_CFG_STRUCT(GPP_E18
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), PAD_PULL(20K_PU
)),
128 /* n/a */_PAD_CFG_STRUCT(GPP_E19
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), PAD_PULL(20K_PD
)),
129 /* n/a */_PAD_CFG_STRUCT(GPP_E20
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
130 /* n/a */_PAD_CFG_STRUCT(GPP_E21
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PD
)),
131 /* GPIO */_PAD_CFG_STRUCT(GPP_E22
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
), 0),
132 /* GPIO */_PAD_CFG_STRUCT(GPP_E23
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(RX_DISABLE
) | 1, PAD_PULL(20K_PD
)),
133 /* BATLOW# */_PAD_CFG_STRUCT(GPD0
, PAD_FUNC(NF1
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
134 /* ACPRESENT */_PAD_CFG_STRUCT(GPD1
, PAD_FUNC(NF1
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
135 /* LAN_WAKE# */_PAD_CFG_STRUCT(GPD2
, PAD_FUNC(NF1
) | PAD_TRIG(OFF
) | PAD_BUF(RX_DISABLE
) | (1 << 1), PAD_PULL(NATIVE
)),
136 /* PWRBTN# */_PAD_CFG_STRUCT(GPD3
, PAD_FUNC(NF1
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_PULL(20K_PU
)),
137 /* SLP_S3# */_PAD_CFG_STRUCT(GPD4
, PAD_FUNC(NF1
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
138 /* SLP_S4# */_PAD_CFG_STRUCT(GPD5
, PAD_FUNC(NF1
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
139 /* SLP_A# */_PAD_CFG_STRUCT(GPD6
, PAD_FUNC(NF1
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
140 /* GPIO */_PAD_CFG_STRUCT(GPD7
, PAD_FUNC(GPIO
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | 1, 0),
141 /* SUSCLK */_PAD_CFG_STRUCT(GPD8
, PAD_FUNC(NF1
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
142 /* SLP_WLAN# */_PAD_CFG_STRUCT(GPD9
, PAD_FUNC(NF1
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
143 /* SLP_S5# */_PAD_CFG_STRUCT(GPD10
, PAD_FUNC(NF1
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
144 /* LANPHYPC */_PAD_CFG_STRUCT(GPD11
, PAD_FUNC(NF1
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
145 /* SATAXPCIE3 */_PAD_CFG_STRUCT(GPP_F0
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
146 /* SATAXPCIE4 */_PAD_CFG_STRUCT(GPP_F1
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
147 /* SATAXPCIE5 */_PAD_CFG_STRUCT(GPP_F2
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
148 /* SATAXPCIE6 */_PAD_CFG_STRUCT(GPP_F3
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
149 /* SATAXPCIE7 */_PAD_CFG_STRUCT(GPP_F4
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_CFG1_TOL_1V8
| PAD_PULL(20K_PU
)),
150 /* SATA_DEVSLP3 */_PAD_CFG_STRUCT(GPP_F5
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_CFG1_TOL_1V8
| PAD_PULL(20K_PU
)),
151 /* SATA_DEVSLP4 */_PAD_CFG_STRUCT(GPP_F6
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_CFG1_TOL_1V8
| PAD_PULL(20K_PU
)),
152 /* SATA_DEVSLP5 */_PAD_CFG_STRUCT(GPP_F7
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_CFG1_TOL_1V8
| PAD_PULL(20K_PU
)),
153 /* SATA_DEVSLP6 */_PAD_CFG_STRUCT(GPP_F8
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_CFG1_TOL_1V8
| PAD_PULL(20K_PU
)),
154 /* SATA_DEVSLP7 */_PAD_CFG_STRUCT(GPP_F9
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_CFG1_TOL_1V8
| PAD_PULL(20K_PU
)),
155 /* n/a */_PAD_CFG_STRUCT(GPP_F10
, PAD_FUNC(NF2
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_CFG1_TOL_1V8
| PAD_PULL(20K_PU
)),
156 /* n/a */_PAD_CFG_STRUCT(GPP_F11
, PAD_FUNC(NF2
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), PAD_CFG1_TOL_1V8
| PAD_PULL(20K_PU
)),
157 /* SATA_SDATAOUT1 */_PAD_CFG_STRUCT(GPP_F12
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
158 /* SATA_SDATAOUT2 */_PAD_CFG_STRUCT(GPP_F13
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
159 /* n/a */_PAD_CFG_STRUCT(GPP_F14
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
160 /* USB_OC4# */_PAD_CFG_STRUCT(GPP_F15
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
161 /* USB_OC5# */_PAD_CFG_STRUCT(GPP_F16
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
162 /* USB_OC6# */_PAD_CFG_STRUCT(GPP_F17
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
163 /* USB_OC7# */_PAD_CFG_STRUCT(GPP_F18
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
164 /* eDP_VDDEN */_PAD_CFG_STRUCT(GPP_F19
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
165 /* eDP_BKLTEN */_PAD_CFG_STRUCT(GPP_F20
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
166 /* eDP_BKLTCTL */_PAD_CFG_STRUCT(GPP_F21
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
167 /* n/a */_PAD_CFG_STRUCT(GPP_F22
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
168 /* GPIO */_PAD_CFG_STRUCT(GPP_F23
, PAD_FUNC(GPIO
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_DISABLE
) | (1 << 1), 0),
169 /* FAN_TACH_0 */_PAD_CFG_STRUCT(GPP_G0
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
170 /* FAN_TACH_1 */_PAD_CFG_STRUCT(GPP_G1
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
171 /* FAN_TACH_2 */_PAD_CFG_STRUCT(GPP_G2
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
172 /* FAN_TACH_3 */_PAD_CFG_STRUCT(GPP_G3
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
173 /* FAN_TACH_4 */_PAD_CFG_STRUCT(GPP_G4
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
174 /* FAN_TACH_5 */_PAD_CFG_STRUCT(GPP_G5
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
) | (1 << 1), 0),
175 /* FAN_TACH_6 */_PAD_CFG_STRUCT(GPP_G6
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), 0),
176 /* FAN_TACH_7 */_PAD_CFG_STRUCT(GPP_G7
, PAD_FUNC(NF1
) | PAD_RESET(DEEP
) | PAD_TRIG(OFF
) | PAD_BUF(TX_RX_DISABLE
), PAD_PULL(20K_PD
)),