?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
(_bfd_target_vector): Only include the bfd_elf32_ia64_hpux_big_vec vector
[binutils.git] / ld / testsuite / ld-frv / tls-dynamic-2.d
blob986789c2bceb72abe8cff985561adc03398dfc58
1 #name: FRV TLS relocs with addends, dynamic linking
2 #source: tls-2.s
3 #objdump: -DR -j .text -j .got -j .plt
4 #ld: tmpdir/tls-1-dep.so
5
6 .*: file format elf.*frv.*
7
8 Disassembly of section \.plt:
9
10 00010308 <\.plt>:
11 10308: c0 3a 40 00 bralr
12 1030c: 92 fc 08 21 setlos 0x821,gr9
13 10310: c0 3a 40 00 bralr
14 10314: 12 f8 00 00 sethi\.p hi\(0x0\),gr9
15 10318: 92 f4 f8 21 setlo 0xf821,gr9
16 1031c: c0 3a 40 00 bralr
17 10320: 92 fc 00 01 setlos 0x1,gr9
18 10324: c0 3a 40 00 bralr
19 10328: 92 c8 ff bc ldi @\(gr15,-68\),gr9
20 1032c: c0 3a 40 00 bralr
21 10330: 92 fc f8 11 setlos 0xf*fffff811,gr9
22 10334: c0 3a 40 00 bralr
23 10338: 92 fc 10 01 setlos 0x1001,gr9
24 1033c: c0 3a 40 00 bralr
25 10340: 92 c8 ff d4 ldi @\(gr15,-44\),gr9
26 10344: c0 3a 40 00 bralr
27 10348: 92 fc 08 11 setlos 0x811,gr9
28 1034c: c0 3a 40 00 bralr
29 10350: 12 f8 00 01 sethi\.p 0x1,gr9
30 10354: 92 f4 00 01 setlo 0x1,gr9
31 10358: c0 3a 40 00 bralr
32 1035c: 92 c8 ff ec ldi @\(gr15,-20\),gr9
33 10360: c0 3a 40 00 bralr
34 10364: 12 f8 00 00 sethi\.p hi\(0x0\),gr9
35 10368: 92 f4 f8 11 setlo 0xf811,gr9
36 1036c: c0 3a 40 00 bralr
37 10370: 92 fc f8 21 setlos 0xf*fffff821,gr9
38 10374: c0 3a 40 00 bralr
39 Disassembly of section \.text:
40
41 00010378 <_start>:
42 10378: 92 fc f8 11 setlos 0xf*fffff811,gr9
43 1037c: 92 fc 08 11 setlos 0x811,gr9
44 10380: 92 c8 ff f4 ldi @\(gr15,-12\),gr9
45 10384: 00 88 00 00 nop\.p
46 10388: 80 88 00 00 nop
47 1038c: 92 fc f8 12 setlos 0xf*fffff812,gr9
48 10390: 80 88 00 00 nop
49 10394: 00 88 00 00 nop\.p
50 10398: 80 88 00 00 nop
51 1039c: 92 fc 08 12 setlos 0x812,gr9
52 103a0: 80 88 00 00 nop
53 103a4: 00 88 00 00 nop\.p
54 103a8: 80 88 00 00 nop
55 103ac: 92 f8 00 00 sethi hi\(0x0\),gr9
56 103b0: 92 f4 f8 12 setlo 0xf812,gr9
57 103b4: 12 fc f8 13 setlos\.p 0xf*fffff813,gr9
58 103b8: 80 88 00 00 nop
59 103bc: 80 88 00 00 nop
60 103c0: 12 fc 08 13 setlos\.p 0x813,gr9
61 103c4: 80 88 00 00 nop
62 103c8: 80 88 00 00 nop
63 103cc: 12 f8 00 00 sethi\.p hi\(0x0\),gr9
64 103d0: 80 88 00 00 nop
65 103d4: 92 f4 f8 13 setlo 0xf813,gr9
66 103d8: 80 88 00 00 nop
67 103dc: 92 fc f8 14 setlos 0xf*fffff814,gr9
68 103e0: 80 88 00 00 nop
69 103e4: 92 fc 08 14 setlos 0x814,gr9
70 103e8: 92 f8 00 00 sethi hi\(0x0\),gr9
71 103ec: 92 f4 f8 14 setlo 0xf814,gr9
72 103f0: 92 fc f8 21 setlos 0xf*fffff821,gr9
73 103f4: 92 fc 08 21 setlos 0x821,gr9
74 103f8: 92 c8 ff ac ldi @\(gr15,-84\),gr9
75 103fc: 00 88 00 00 nop\.p
76 10400: 80 88 00 00 nop
77 10404: 92 fc f8 22 setlos 0xf*fffff822,gr9
78 10408: 80 88 00 00 nop
79 1040c: 00 88 00 00 nop\.p
80 10410: 80 88 00 00 nop
81 10414: 92 fc 08 22 setlos 0x822,gr9
82 10418: 80 88 00 00 nop
83 1041c: 00 88 00 00 nop\.p
84 10420: 80 88 00 00 nop
85 10424: 92 f8 00 00 sethi hi\(0x0\),gr9
86 10428: 92 f4 f8 22 setlo 0xf822,gr9
87 1042c: 12 fc f8 23 setlos\.p 0xf*fffff823,gr9
88 10430: 80 88 00 00 nop
89 10434: 80 88 00 00 nop
90 10438: 12 fc 08 23 setlos\.p 0x823,gr9
91 1043c: 80 88 00 00 nop
92 10440: 80 88 00 00 nop
93 10444: 12 f8 00 00 sethi\.p hi\(0x0\),gr9
94 10448: 80 88 00 00 nop
95 1044c: 92 f4 f8 23 setlo 0xf823,gr9
96 10450: 80 88 00 00 nop
97 10454: 92 fc f8 24 setlos 0xf*fffff824,gr9
98 10458: 80 88 00 00 nop
99 1045c: 92 fc 08 24 setlos 0x824,gr9
100 10460: 92 f8 00 00 sethi hi\(0x0\),gr9
101 10464: 92 f4 f8 24 setlo 0xf824,gr9
102 10468: 92 fc 00 01 setlos 0x1,gr9
103 1046c: 92 fc 10 01 setlos 0x1001,gr9
104 10470: 92 c8 ff e4 ldi @\(gr15,-28\),gr9
105 10474: 00 88 00 00 nop\.p
106 10478: 80 88 00 00 nop
107 1047c: 92 fc 00 02 setlos 0x2,gr9
108 10480: 80 88 00 00 nop
109 10484: 00 88 00 00 nop\.p
110 10488: 80 88 00 00 nop
111 1048c: 92 fc 10 02 setlos 0x1002,gr9
112 10490: 80 88 00 00 nop
113 10494: 00 88 00 00 nop\.p
114 10498: 80 88 00 00 nop
115 1049c: 92 f8 00 01 sethi 0x1,gr9
116 104a0: 92 f4 00 02 setlo 0x2,gr9
117 104a4: 12 fc 00 03 setlos\.p 0x3,gr9
118 104a8: 80 88 00 00 nop
119 104ac: 80 88 00 00 nop
120 104b0: 12 fc 10 03 setlos\.p 0x1003,gr9
121 104b4: 80 88 00 00 nop
122 104b8: 80 88 00 00 nop
123 104bc: 12 f8 00 01 sethi\.p 0x1,gr9
124 104c0: 80 88 00 00 nop
125 104c4: 92 f4 00 03 setlo 0x3,gr9
126 104c8: 80 88 00 00 nop
127 104cc: 92 fc 00 04 setlos 0x4,gr9
128 104d0: 80 88 00 00 nop
129 104d4: 92 fc 10 04 setlos 0x1004,gr9
130 104d8: 92 f8 00 01 sethi 0x1,gr9
131 104dc: 92 f4 00 04 setlo 0x4,gr9
132 104e0: 92 c8 ff bc ldi @\(gr15,-68\),gr9
133 104e4: 92 c8 ff d4 ldi @\(gr15,-44\),gr9
134 104e8: 92 c8 ff ec ldi @\(gr15,-20\),gr9
135 104ec: 00 88 00 00 nop\.p
136 104f0: 80 88 00 00 nop
137 104f4: 92 c8 f0 20 ldi @\(gr15,32\),gr9
138 104f8: 80 88 00 00 nop
139 104fc: 00 88 00 00 nop\.p
140 10500: 80 88 00 00 nop
141 10504: 92 c8 f0 1c ldi @\(gr15,28\),gr9
142 10508: 80 88 00 00 nop
143 1050c: 00 88 00 00 nop\.p
144 10510: 80 88 00 00 nop
145 10514: 92 c8 f0 18 ldi @\(gr15,24\),gr9
146 10518: 80 88 00 00 nop
147 1051c: 12 c8 f0 0c ldi\.p @\(gr15,12\),gr9
148 10520: 80 88 00 00 nop
149 10524: 80 88 00 00 nop
150 10528: 12 c8 f0 10 ldi\.p @\(gr15,16\),gr9
151 1052c: 80 88 00 00 nop
152 10530: 80 88 00 00 nop
153 10534: 12 c8 f0 14 ldi\.p @\(gr15,20\),gr9
154 10538: 80 88 00 00 nop
155 1053c: 80 88 00 00 nop
156 Disassembly of section \.got:
157
158 000145f8 <_GLOBAL_OFFSET_TABLE_-0x60>:
159 145f8: 00 01 03 08 cmpb\.p gr16,gr8,icc0
160 145fc: 00 00 08 21 \*unknown\*
161 14600: 00 01 03 08 cmpb\.p gr16,gr8,icc0
162 14604: 00 00 f8 21 \*unknown\*
163 14608: 00 01 03 08 cmpb\.p gr16,gr8,icc0
164 1460c: 00 00 00 01 add\.p gr0,sp,gr0
165 14610: 00 00 00 00 add\.p gr0,gr0,gr0
166 14610: R_FRV_TLSDESC_VALUE x
167 14614: 00 00 00 01 add\.p gr0,sp,gr0
168 14618: 00 01 03 08 cmpb\.p gr16,gr8,icc0
169 1461c: ff ff f8 11 cop2 -32,cpr63,cpr17,cpr63
170 14620: 00 01 03 08 cmpb\.p gr16,gr8,icc0
171 14624: 00 00 10 01 add\.p sp,sp,gr0
172 14628: 00 00 00 00 add\.p gr0,gr0,gr0
173 14628: R_FRV_TLSDESC_VALUE x
174 1462c: 00 00 10 01 add\.p sp,sp,gr0
175 14630: 00 01 03 08 cmpb\.p gr16,gr8,icc0
176 14634: 00 00 08 11 \*unknown\*
177 14638: 00 01 03 08 cmpb\.p gr16,gr8,icc0
178 1463c: 00 01 00 01 add\.p gr16,sp,gr0
179 14640: 00 00 00 00 add\.p gr0,gr0,gr0
180 14640: R_FRV_TLSDESC_VALUE x
181 14644: 00 01 00 01 add\.p gr16,sp,gr0
182 14648: 00 01 03 08 cmpb\.p gr16,gr8,icc0
183 1464c: 00 00 f8 11 \*unknown\*
184 14650: 00 01 03 08 cmpb\.p gr16,gr8,icc0
185 14654: ff ff f8 21 cop2 -32,cpr63,cpr33,cpr63
186
187 00014658 <_GLOBAL_OFFSET_TABLE_>:
188 \.\.\.
189 14664: 00 00 00 03 add\.p gr0,gr3,gr0
190 14664: R_FRV_TLSOFF x
191 14668: 00 00 10 03 add\.p sp,gr3,gr0
192 14668: R_FRV_TLSOFF x
193 1466c: 00 01 00 03 add\.p gr16,gr3,gr0
194 1466c: R_FRV_TLSOFF x
195 14670: 00 01 00 02 add\.p gr16,fp,gr0
196 14670: R_FRV_TLSOFF x
197 14674: 00 00 10 02 add\.p sp,fp,gr0
198 14674: R_FRV_TLSOFF x
199 14678: 00 00 00 02 add\.p gr0,fp,gr0
200 14678: R_FRV_TLSOFF x
git-cvsimport of binutils cvsroot