3 * Remove KEYLOCKER and SHA promotions from EVEX MAP4.
5 * References to FB and dollar labels, when supported, are no longer permitted
6 in a radix other than 10. (Note that definitions of such labels were already
7 thus restricted, except that leading zeroes were permitted.)
9 * Remove support for RISC-V privileged spec 1.9.1, but linker can still
10 recognize it in case of linking old objects.
12 * The base register operand in D(X,B) and D(L,B) may be explicitly omitted
13 in assembly on s390. It can now be coded as D(X,) or D(L,) instead of D(X,0)
14 D(X,%r0), D(L,0), and D(L,%r0).
16 * Warn when a register name type does not match the operand type on s390.
17 Add support for s390-specific option "warn-regtype-mismatch=[strict|relaxed|
18 no]" to override the register name type check behavior. The default
19 is "relaxed", which allows floating-point and vector register names to be
22 * Add support for 'armv9.5-a' for -march in Arm GAS.
26 * Add support for AMD znver5 processor.
28 * Add support for the AArch64 Reliability, Availability and Serviceability
31 * Add support for the AArch64 128-bit Atomic Instructions (LSE128).
33 * Add support for the AArch64 Guarded Control Stack (GCS).
35 * Add support for the AArch64 Check Feature Status Extension (CHK).
37 * Add support for the AArch64 Enhanced Speculation Restriction Instructions
40 * Add support for the AArch64 Load-Acquire RCpc instructions version 3 (LRCPC3).
42 * Add support for the AArch64 Translation Hardening Extension (THE).
44 * Add support for the AArch64 Instruction Trace Extension (ITE).
46 * Add support for the AArch64 Translation Hardening Extension (THE).
48 * Add support for the AArch64 128-bit page table descriptors (D128).
50 * Add support for the AArch64 XS memory attribute (XS).
52 * Add support for '+fcma', '+jscvt', '+frintts', '+flagm2', '+rcpc2' and
53 '+wfxt' flags to enable existing AArch64 instructions.
55 * Add support for 'armv8.9-a' and 'armv9.4-a' for -march in AArch64 GAS.
57 * Add support for 'armv8.9-a' and 'armv9.4-a' for -march in Arm GAS.
59 * Add support for Cortex-A520, Cortex-A720, Cortex-X3 and Cortex-X4 for
62 * Experimental support in GAS to synthesize CFI for ABI-conformant,
63 hand-written asm using the new command line option --scfi=experimental on
64 x86-64. Only System V AMD64 ABI is supported.
66 * Initial support for Intel APX: 32 GPRs, NDD, PUSH2/POP2 and PUSHP/POPP.
68 * Add support for Intel USER_MSR instructions.
70 * Add support for Intel AVX10.1.
72 * Add support for Intel PBNDKB instructions.
74 * Add support for Intel SM4 instructions.
76 * Add support for Intel SM3 instructions.
78 * Add support for Intel SHA512 instructions.
80 * Add support for Intel AVX-VNNI-INT16 instructions.
82 * On RISC-V macro instructions expanding to AUIPC and a load, store, or branch
83 no longer accept x0 as an intermediate and/or destination register.
85 * Add support for RISC-V T-Head extensions (XTheadVector, XTheadZvlsseg
86 and XTheadZvamo) from version 2.3.0 of the T-Head ISA manual.
88 * Add support for RISC-V CORE-V extensions (XCVmac, XCValu) with version 1.0.
90 * Add support for RISC-V SiFive VCIX extension (XSfVcp) with version 1.0.
92 * The BPF assembler now uses semi-colon (;) to separate statements, and
93 therefore they cannot longer be used to begin line comments. This matches the
94 behavior of the clang/LLVM BPF assembler.
96 * The BPF assembler now allows using both hash (#) and double slash (//) to
99 * Add support for LoongArch v1.10 new instructions: estimated reciprocal
100 instructions, sub-word atomic instructions, atomic CAS instructions,
101 16-byte store-conditional instruction, load-linked instructions with
102 acquire semantics, and store-conditional instructions with release
105 * The %call36 relocation operator, along with the pseudo-instructions
106 call36 and tail36, are now usable with the LoongArch "medium" code
107 model, allowing text sections up to 128 GiB.
109 * TLS descriptors (TLSDESC) are now supported on LoongArch. This includes
110 the following new relocation operators: %desc_pc_hi20, %desc_pc_lo12,
111 %desc_ld, and %desc_call, and the la.tls.desc pseudo-instruction.
113 * TLS LE relaxation is now supported on LoongArch. New relocation
114 operators %le_hi20_r, %le_lo12r, and %le_add_r are now available.
116 * Add support for LoongArch branch relaxation: a conditional branch with
117 destination out of its immediate operand range, but still within
118 a "b"'s range, is now assembled as an inverted branch and a "b". This
119 works around the unreliable branch offset estimation of the compiler
120 when .align directive is encoded into a long NOP sequence with an
121 R_LARCH_RELAX by the assembler.
123 * Symbol or label names in LoongArch assembly can now be spelled with
128 * Add support for the KVX instruction set.
130 * Add support for Intel FRED instructions.
132 * Add support for Intel LKGS instructions.
134 * Add support for Intel AMX-COMPLEX instructions.
136 * Add SME2 support to the AArch64 port.
138 * A new .insn directive is recognized by x86 gas.
140 * Add support for LoongArch LSX instructions.
142 * Add support for LoongArch LASX instructions.
144 * Add support for LoongArch LVZ instructions.
146 * Add support for LoongArch LBT instructions.
148 * Initial LoongArch support for linker relaxation has been added.
150 * Deprecate the LoongArch register aliases $v0, $v1, $x, $fv0 and $fv1.
154 * Add support for Intel RAO-INT instructions.
156 * Add support for Intel AVX-NE-CONVERT instructions.
158 * Add support for Intel MSRLIST instructions.
160 * Add support for Intel WRMSRNS instructions.
162 * Add support for Intel CMPccXADD instructions.
164 * Add support for Intel AVX-VNNI-INT8 instructions.
166 * Add support for Intel AVX-IFMA instructions.
168 * Add support for Intel PREFETCHI instructions.
170 * Add support for Intel AMX-FP16 instructions.
172 * gas now supports --compress-debug-sections=zstd to compress
173 debug sections with zstd.
175 * Add --enable-default-compressed-debug-sections-algorithm={zlib,zstd}
176 that selects the default compression algorithm
177 for --enable-compressed-debug-sections.
179 * Add support for various T-Head extensions (XTheadBa, XTheadBb, XTheadBs,
180 XTheadCmo, XTheadCondMov, XTheadFMemIdx, XTheadFmv, XTheadInt, XTheadMemIdx,
181 XTheadMemPair, XTheadMac, and XTheadSync) from version 2.0 of the T-Head
182 ISA manual, which are implemented in the Allwinner D1.
184 * Add support for the RISC-V Zawrs extension, version 1.0-rc4.
186 * Add support for Cortex-X1C for Arm.
188 * New command line option --gsframe to generate SFrame unwind information
189 on x86_64 and aarch64 targets.
193 * Remove (rudimentary) support for the x86-64 sub-architectures Intel L1OM and
196 * Add support for the RISC-V Zicbop, Zicbom, and Zicboz extensions, version
199 * Add support for the RISC-V Zfh extension, version 1.0.
201 * Add support for the Zhinx extension, version 1.0.0-rc.
203 * Add support for the RISC-V H extension.
205 * Add support for the RISC-V Zfhmin extension, version 1.0, and Zhinxmin
206 extension, version 1.0.0-rc.
210 * Add support for AArch64 system registers that were missing in previous
213 * Add support for the LoongArch instruction set.
215 * Add a command-line option, -muse-unaligned-vector-move, for x86 target
216 to encode aligned vector move as unaligned vector move.
218 * Add support for Cortex-R52+ for Arm.
220 * Add support for Cortex-A510, Cortex-A710, Cortex-X2 for AArch64.
222 * Add support for Cortex-A710 for Arm.
224 * Add support for Scalable Matrix Extension (SME) for AArch64.
226 * The --multibyte-handling=[allow|warn|warn-sym-only] option tells the
227 assembler what to when it encoutners multibyte characters in the input. The
228 default is to allow them. Setting the option to "warn" will generate a
229 warning message whenever any multibyte character is encountered. Using the
230 option to "warn-sym-only" will make the assembler generate a warning whenever a
231 symbol is defined containing multibyte characters. (References to undefined
232 symbols will not generate warnings).
234 * Outputs of .ds.x directive and .tfloat directive with hex input from
235 x86 assembler have been reduced from 12 bytes to 10 bytes to match the
236 output of .tfloat directive.
238 * Add support for 'armv8.8-a', 'armv9-a', 'armv9.1-a', 'armv9.2-a' and
239 'armv9.3-a' for -march in AArch64 GAS.
241 * Add support for 'armv8.7-a', 'armv8.8-a', 'armv9-a', 'armv9.1-a',
242 'armv9.2-a' and 'armv9.3-a' for -march in Arm GAS.
244 * Add support for Intel AVX512_FP16 instructions.
246 * Add support for the RISC-V scalar crypto extension, version 1.0.0.
248 * Add support for the RISC-V vector extension, version 1.0.
250 * Add support for the Z{f,d,q}inx extensions, version 1.0.0-rc.
252 * Add support for the RISC-V svinval extension, version 1.0.
254 * Add support for the RISC-V hypervisor extension, as defined by Privileged
259 * arm-symbianelf support removed.
261 * Add support for Realm Management Extension (RME) for AArch64.
263 * Add support for the Zba, Zbb, Zbc, and Zbs subsets of the RISC-V
264 bit manipulation extension, version 0.93.
268 * Add support for Intel AVX VNNI instructions.
270 * Add support for Intel HRESET instruction.
272 * Add support for Intel UINTR instructions.
274 * Support non-absolute segment values for i386 lcall and ljmp.
276 * When setting the link order attribute of ELF sections, it is now possible to
277 use a numeric section index instead of symbol name.
279 * Add support for Cortex-A78, Cortex-A78AE, Cortex-A78C and Cortex-X1 for
281 Add support for Cortex-R82, Neoverse V1, and Neoverse N2 for ARM.
283 * Add support for ETMv4 (Embedded Trace Macrocell), ETE (Embedded Trace
284 Extension), TRBE (Trace Buffer Extension)and BRBE (Branch Record Buffer
285 Extension) system registers for AArch64.
287 * Add support for Armv8-R and Armv8.7-A AArch64.
289 * Add support for DSB memory nXS barrier, WFET and WFIT instruction for Armv8.7
292 * Add support for +flagm feature for -march in Armv8.4 AArch64.
294 * Add support for +ls64 feature for -march in Armv8.7 AArch64. Add atomic
295 64-byte load/store instructions for this feature.
297 * Add support for +pauth (Pointer Authentication) feature for -march in
300 * Add support for Intel TDX instructions.
302 * Add support for Intel Key Locker instructions.
304 * Added a .nop directive to generate a single no-op instruction in a target
305 neutral manner. This instruction does have an effect on DWARF line number
306 generation, if that is active.
308 * Removed --reduce-memory-overheads and --hash-size as gas now
309 uses hash tables that can be expand and shrink automatically.
311 * Add {disp16} pseudo prefix to x86 assembler.
313 * Add support for Intel AMX instructions.
315 * Configure with --enable-x86-used-note by default for Linux/x86.
317 * Add support for the SHF_GNU_RETAIN flag, which can be applied to
318 sections using the 'R' flag in the .section directive.
319 SHF_GNU_RETAIN specifies that the section should not be garbage
320 collected by the linker. It requires the GNU or FreeBSD ELF OSABIs.
322 * Add support for the RISC-V Zihintpause extension.
326 * X86 NaCl target support is removed.
328 * Extend .symver directive to update visibility of the original symbol
329 and assign one original symbol to different versioned symbols.
331 * Add support for Intel SERIALIZE and TSXLDTRK instructions.
333 * Add -mlfence-after-load=, -mlfence-before-indirect-branch= and
334 -mlfence-before-ret= options to x86 assembler to help mitigate
337 * Add --gdwarf-5 option to the assembler to generate DWARF 5 debug output
338 (if such output is being generated). Added the ability to generate
339 version 5 .debug_line sections.
341 * Add -mbig-obj support to i386 MingW targets.
343 * Add support for the -mriscv-isa-version argument, to select the version of
344 the RISC-V ISA specification used when assembling.
346 * Remove support for the RISC-V privileged specification, version 1.9.
350 * Add -malign-branch-boundary=NUM, -malign-branch=TYPE[+TYPE...],
351 -malign-branch-prefix-size=NUM and -mbranches-within-32B-boundaries
352 options to x86 assembler to align branches within a fixed boundary
353 with segment prefixes or NOPs.
355 * Add support for Zilog eZ80 and Zilog Z180 CPUs.
357 * Add support for z80-elf target.
359 * Add support for relocation of each byte or word of multibyte value to Z80
360 targets (just use right shift to 0, 8, 16, or 24 bits or AND operation
361 with 0xff/0xffff mask): ld a, label >> 16 \ ld hl, label & 0xffff
363 * Add SDCC support for Z80 targets.
367 * Add support for the Arm Scalable Vector Extension version 2 (SVE2)
370 * Add support for the Arm Transactional Memory Extension (TME)
373 * Add support for the Armv8.1-M Mainline and M-profile Vector Extension (MVE)
376 * For MIPS, Add -m[no-]fix-loongson3-llsc option to fix (or not) Loongson3
377 LLSC Errata. Add a --enable-mips-fix-loongson3-llsc=[yes|no] configure
378 time option to set the default behavior. Set the default if the configure
379 option is not used to "no".
381 * Add support for the Arm Cortex-A76AE, Cortex-A77 and Cortex-M35P
384 * Add support for the AArch64 Cortex-A34, Cortex-A65, Cortex-A65AE,
385 Cortex-A76AE, and Cortex-A77 processors.
387 * Add .float16 directive for both Arm and AArch64 to allow encoding of 16-bit
388 floating point literals. Add .float16_format directive and
389 -mfp16-format=[ieee|alternative] option for Arm to control the format of the
392 * Add --gdwarf-cie-version command line flag. This allows control over which
393 version of DWARF CIE the assembler creates.
397 * Add -mvexwig=[0|1] option to x86 assembler to control encoding of
398 VEX.W-ignored (WIG) VEX instructions.
400 * Add -mx86-used-note=[yes|no] option to generate (or not) x86 GNU property
401 notes. Add a --enable-x86-used-note configure time option to set the
402 default behavior. Set the default if the configure option is not used
405 * Add support for the MIPS Loongson EXTensions R2 (EXT2) instructions.
407 * Add support for the MIPS Loongson EXTensions (EXT) instructions.
409 * Add support for the MIPS Loongson Content Address Memory (CAM) ASE.
411 * Add support for the C-SKY processor series.
413 * Add support for the MIPS Loongson MultiMedia extensions Instructions (MMI)
418 * The ADR and ADRL pseudo-instructions supported by the ARM assembler
419 now only set the bottom bit of the address of thumb function symbols
420 if the -mthumb-interwork command line option is active.
422 * Add support for the MIPS Global INValidate (GINV) ASE.
424 * Add support for the MIPS Cyclic Redudancy Check (CRC) ASE.
426 * Add support for the Freescale S12Z architecture.
428 * Add --generate-missing-build-notes=[yes|no] option to create (or not) GNU
429 Build Attribute notes if none are present in the input sources. Add a
430 --enable-generate-build-notes=[yes|no] configure time option to set the
431 default behaviour. Set the default if the configure option is not used
434 * Remove -mold-gcc command-line option for x86 targets.
436 * Add -O[2|s] command-line options to x86 assembler to enable alternate
437 shorter instruction encoding.
439 * Add support for .nops directive. It is currently supported only for
442 * Add support for the .insn directive on RISC-V targets.
446 * Add support for loaction views in DWARF debug line information.
450 * Add support for ELF SHF_GNU_MBIND.
452 * Add support for the WebAssembly file format and wasm32 ELF conversion.
454 * PowerPC gas now checks that the correct register class is used in
455 instructions. For instance, "addi %f4,%cr3,%r31" warns three times
456 that the registers are invalid.
458 * Add support for the Texas Instruments PRU processor.
460 * Support for the ARMv8-R architecture and Cortex-R52 processor has been
461 added to the ARM port.
465 * Add support for the RISC-V architecture.
467 * Add support for the ARM Cortex-M23 and Cortex-M33 processors.
471 * Default to --enable-compressed-debug-sections=gas for Linux/x86 targets.
473 * Add --no-pad-sections to stop the assembler from padding the end of output
474 sections up to their alignment boundary.
476 * Support for the ARMv8-M architecture has been added to the ARM port. Support
477 for the ARMv8-M Security and DSP Extensions has also been added to the ARM
480 * ARC backend accepts .extInstruction, .extCondCode, .extAuxRegister, and
481 .extCoreRegister pseudo-ops that allow an user to define custom
482 instructions, conditional codes, auxiliary and core registers.
484 * Add a configure option --enable-elf-stt-common to decide whether ELF
485 assembler should generate common symbols with the STT_COMMON type by
486 default. Default to no.
488 * New command-line option --elf-stt-common= for ELF targets to control
489 whether to generate common symbols with the STT_COMMON type.
491 * Add ability to set section flags and types via numeric values for ELF
494 * Add a configure option --enable-x86-relax-relocations to decide whether
495 x86 assembler should generate relax relocations by default. Default to
496 yes, except for x86 Solaris targets older than Solaris 12.
498 * New command-line option -mrelax-relocations= for x86 target to control
499 whether to generate relax relocations.
501 * New command-line option -mfence-as-lock-add=yes for x86 target to encode
502 lfence, mfence and sfence as "lock addl $0x0, (%[re]sp)".
504 * Add assembly-time relaxation option for ARC cpus.
506 * Add --with-cpu=TYPE configure option for ARC gas. This allows the default
507 cpu type to be adjusted at configure time.
511 * Add a configure option --enable-compressed-debug-sections={all,gas} to
512 decide whether DWARF debug sections should be compressed by default.
514 * Add support for the ARC EM/HS, and ARC600/700 architectures. Remove
515 assembler support for Argonaut RISC architectures.
517 * Symbol and label names can now be enclosed in double quotes (") which allows
518 them to contain characters that are not part of valid symbol names in high
521 * Added the correctly spelled -march=armv6kz, for ARMv6KZ support. The
522 previous spelling, -march=armv6zk, is still accepted.
524 * Support for the ARMv8.1 architecture has been added to the Aarch64 port.
525 Support for the individual ARMv8.1 Adv.SIMD, LOR and PAN architecture
526 extensions has also been added to the Aarch64 port.
528 * Support for the ARMv8.1 architecture has been added to the ARM port. Support
529 for the individual ARMv8.1 Adv.SIMD and PAN architecture extensions has also
530 been added to the ARM port.
532 * Extend --compress-debug-sections option to support
533 --compress-debug-sections=[none|zlib|zlib-gnu|zlib-gabi] for ELF
536 * --compress-debug-sections is turned on for Linux/x86 by default.
540 * Add support for the AVR Tiny microcontrollers.
542 * Replace support for openrisc and or32 with support for or1k.
544 * Enhanced the ARM port to accept the assembler output from the CodeComposer
545 Studio tool. Support is enabled via the new command-line option -mccs.
547 * Add support for the Andes NDS32.
551 * Add support for the Texas Instruments MSP430X processor.
553 * Add -gdwarf-sections command-line option to enable per-code-section
554 generation of DWARF .debug_line sections.
556 * Add support for Altera Nios II.
558 * Add support for the Imagination Technologies Meta processor.
560 * Add support for the v850e3v5.
562 * Remove assembler support for MIPS ECOFF targets.
566 * Add support for the 64-bit ARM architecture: AArch64.
568 * Add support for S12X processor.
570 * Add support for the VLE extension to the PowerPC architecture.
572 * Add support for the Freescale XGATE architecture.
574 * Add support for .bundle_align_mode, .bundle_lock, and .bundle_unlock
575 directives. These are currently available only for x86 and ARM targets.
577 * Add support for the Renesas RL78 architecture.
579 * Add support for the Adapteva EPIPHANY architecture.
581 * For x86, allow 'rep bsf', 'rep bsr', and 'rep ret' syntax.
585 * Add support for the Tilera TILEPro and TILE-Gx architectures.
589 * Gas no longer requires doubling of ampersands in macros.
591 * Add support for the TMS320C6000 (TI C6X) processor family.
593 * GAS now understands an extended syntax in the .section directive flags
594 for COFF targets that allows the section's alignment to be specified. This
595 feature has also been backported to the 2.20 release series, starting with
598 * Add support for the Renesas RX processor.
600 * New command-line option, --compress-debug-sections, which requests
601 compression of DWARF debug information sections in the relocatable output
602 file. Compressed debug sections are supported by readelf, objdump, and
603 gold, but not currently by Gnu ld.
607 * Added support for v850e2 and v850e2v3.
609 * GNU/Linux targets now supports "gnu_unique_object" as a value in the .type
610 pseudo op. It marks the symbol as being globally unique in the entire
613 * ARM assembler now supports .inst[.nw] pseudo-ops to insert opcodes specified
614 in binary rather than text.
616 * Add support for common symbol alignment to PE formats.
618 * Add support for the new discriminator column in the DWARF line table,
619 with a discriminator operand for the .loc directive.
621 * Add support for Sunplus score architecture.
623 * The .type pseudo-op now accepts a type of STT_GNU_IFUNC which can be used to
624 indicate that if the symbol is the target of a relocation, its value should
625 not be use. Instead the function should be invoked and its result used as
628 * Add support for Lattice Mico32 (lm32) architecture.
630 * Add support for Xilinx MicroBlaze architecture.
634 * New pseudo op .cfi_val_encoded_addr, to record constant addresses in unwind
635 tables without runtime relocation.
637 * New command-line option, -h-tick-hex, for sh, m32c, and h8/300 targets, which
638 adds compatibility with H'00 style hex constants.
640 * New command-line option, -msse-check=[none|error|warning], for x86
643 * New sub-option added to the assembler's -a command-line switch to
644 generate a listing output. The 'g' sub-option will insert into the listing
645 various information about the assembly, such as assembler version, the
646 command-line options used, and a time stamp.
648 * New command-line option -msse2avx for x86 target to encode SSE
649 instructions with VEX prefix.
651 * Add Intel XSAVE, EPT, MOVBE, AES, PCLMUL, AVX/FMA support for x86 target.
653 * New command-line options, -march=CPU[,+EXTENSION...], -mtune=CPU,
654 -mmnemonic=[att|intel], -msyntax=[att|intel], -mindex-reg,
655 -mnaked-reg and -mold-gcc, for x86 targets.
657 * Support for generating wide character strings has been added via the new
658 pseudo ops: .string16, .string32 and .string64.
660 * Support for SSE5 has been added to the i386 port.
664 * The GAS sources are now released under the GPLv3.
666 * Support for the National Semiconductor CR16 target has been added.
668 * Added gas .reloc pseudo. This is a low-level interface for creating
671 * Add support for x86_64 PE+ target.
673 * Add support for Score target.
677 * Support for the Infineon XC16X has been added by KPIT Cummins Infosystems.
679 * Support for ms2 architecture has been added.
681 * Support for the Z80 processor family has been added.
683 * Add support for the "@<file>" syntax to the command line, so that extra
684 switches can be read from <file>.
686 * The SH target supports a new command-line switch --enable-reg-prefix which,
687 if enabled, will allow register names to be optionally prefixed with a $
688 character. This allows register names to be distinguished from label names.
690 * Macros with a variable number of arguments are now supported. See the
691 documentation for how this works.
693 * Added --reduce-memory-overheads switch to reduce the size of the hash
694 tables used, at the expense of longer assembly times, and
695 --hash-size=<NUMBER> to set the size of the hash tables used by gas.
697 * Macro names and macro parameter names can now be any identifier that would
698 also be legal as a symbol elsewhere. For macro parameter names, this is
699 known to cause problems in certain sources when the respective target uses
700 characters inconsistently, and thus macro parameter references may no longer
701 be recognized as such (see the documentation for details).
703 * Support the .f_floating, .d_floating, .g_floating and .h_floating directives
704 for the VAX target in order to be more compatible with the VAX MACRO
707 * New command-line option -mtune=[itanium1|itanium2] for IA64 targets.
711 * Redefinition of macros now results in an error.
713 * New command-line option -mhint.b=[ok|warning|error] for IA64 targets.
715 * New command-line option -munwind-check=[warning|error] for IA64
718 * The IA64 port now uses automatic dependency violation removal as its default
721 * Port to MAXQ processor contributed by HCL Tech.
723 * Added support for generating unwind tables for ARM ELF targets.
725 * Add a -g command-line option to generate debug information in the target's
726 preferred debug format.
728 * Support for the crx-elf target added.
730 * Support for the sh-symbianelf target added.
732 * Added a pseudo-op (.secrel32) to generate 32 bit section relative relocations
733 on pe[i]-i386; required for this target's DWARF 2 support.
735 * Support for Motorola MCF521x/5249/547x/548x added.
737 * Support for ColdFire EMAC instructions added and Motorola syntax for MAC/EMAC
740 * New command-line option -mno-shared for MIPS ELF targets.
742 * New command-line option --alternate and pseudo-ops .altmacro and .noaltmacro
743 added to enter (and leave) alternate macro syntax mode.
747 * The MIPS -membedded-pic option (Embedded-PIC code generation) is
748 deprecated and will be removed in a future release.
750 * Added PIC m32r Linux (ELF) and support to M32R assembler.
752 * Added support for ARM V6.
754 * Added support for sh4a and variants.
756 * Support for Renesas M32R2 added.
758 * Limited support for Mapping Symbols as specified in the ARM ELF
759 specification has been added to the arm assembler.
761 * On ARM architectures, added a new gas directive ".unreq" that undoes
762 definitions created by ".req".
764 * Support for Motorola ColdFire MCF528x added.
766 * Added --gstabs+ switch to enable the generation of STABS debug format
767 information with GNU extensions.
769 * Added support for MIPS64 Release 2.
771 * Added support for v850e1.
773 * Added -n switch for x86 assembler. By default, x86 GAS replaces
774 multiple nop instructions used for alignment within code sections
775 with multi-byte nop instructions such as leal 0(%esi,1),%esi. This
776 switch disables the optimization.
778 * Removed -n option from MIPS assembler. It was not useful, and confused the
779 existing -non_shared option.
783 * Added support for MIPS32 Release 2.
785 * Added support for Xtensa architecture.
787 * Support for Intel's iWMMXt processor (an ARM variant) added.
789 * An assembler test generator has been contributed and an example file that
790 uses it (gas/testsuite/gas/all/test-gen.c and test-exmaple.c).
792 * Support for SH2E added.
794 * GASP has now been removed.
796 * Support for Texas Instruments TMS320C4x and TMS320C3x series of
797 DSP's contributed by Michael Hayes and Svein E. Seldal.
799 * Support for the Ubicom IP2xxx microcontroller added.
803 * Support for the Fujitsu FRV architecture added by Red Hat. Models for FR400
806 * Support for DLX processor added.
808 * GASP has now been deprecated and will be removed in a future release. Use
809 the macro facilities in GAS instead.
811 * GASP now correctly parses floating point numbers. Unless the base is
812 explicitly specified, they are interpreted as decimal numbers regardless of
813 the currently specified base.
817 * Support for Don Knuth's MMIX, by Hans-Peter Nilsson.
819 * Support for the OpenRISC 32-bit embedded processor by OpenCores.
821 * The ARM assembler now accepts -march=..., -mcpu=... and -mfpu=... for
822 specifying the target instruction set. The old method of specifying the
823 target processor has been deprecated, but is still accepted for
826 * Support for the VFP floating-point instruction set has been added to
829 * New psuedo op: .incbin to include a set of binary data at a given point
830 in the assembly. Contributed by Anders Norlander.
832 * The MIPS assembler now accepts -march/-mtune. -mcpu has been deprecated
833 but still works for compatability.
835 * The MIPS assembler no longer issues a warning by default when it
836 generates a nop instruction from a macro. The new command-line option
837 -n will turn on the warning.
841 * Support for PDP-11 and 2.11BSD a.out format, by Lars Brinkhoff.
843 * x86 gas now supports the full Pentium4 instruction set.
845 * Support for AMD x86-64 architecture, by Jan Hubicka, SuSE Labs.
847 * Support for Motorola 68HC11 and 68HC12.
849 * Support for Texas Instruments TMS320C54x (tic54x).
853 * Support for i860, by Jason Eckhardt.
855 * Support for CRIS (Axis Communications ETRAX series).
857 * x86 gas has a new .arch pseudo op to specify the target CPU architecture.
859 * x86 gas -q command-line option quietens warnings about register size changes
860 due to suffix, indirect jmp/call without `*', stand-alone prefixes, and
861 translating various deprecated floating point instructions.
865 * Support for the ARM msr instruction was changed to only allow an immediate
866 operand when altering the flags field.
868 * Support for ATMEL AVR.
870 * Support for IBM 370 ELF. Somewhat experimental.
872 * Support for numbers with suffixes.
874 * Added support for breaking to the end of repeat loops.
876 * Added support for parallel instruction syntax (DOUBLEBAR_PARALLEL).
878 * New .elseif pseudo-op added.
880 * New --fatal-warnings option.
882 * picoJava architecture support added.
884 * Motorola MCore 210 processor support added.
886 * A new pseudo-op .intel_syntax has been implemented to allow gas to parse i386
887 assembly programs with intel syntax.
889 * New pseudo-ops .func,.endfunc to aid in debugging user-written assembler code.
891 * Added -gdwarf2 option to generate DWARF 2 debugging information.
893 * Full 16-bit mode support for i386.
895 * Greatly improved instruction operand checking for i386. This change will
896 produce errors or warnings on incorrect assembly code that previous versions
897 of gas accepted. If you get unexpected messages from code that worked with
898 older versions of gas, please double check the code before reporting a bug.
900 * Weak symbol support added for COFF targets.
902 * Mitsubishi D30V support added.
904 * Texas Instruments c80 (tms320c80) support added.
906 * i960 ELF support added.
908 * ARM ELF support added.
912 * Texas Instruments c30 (tms320c30) support added.
914 * The assembler now optimizes the exception frame information generated by egcs
915 and gcc 2.8. The new --traditional-format option disables this optimization.
917 * Added --gstabs option to generate stabs debugging information.
919 * The -a option takes a new suboption, m (e.g., -alm) to expand macros in a
922 * Added -MD option to print dependencies.
926 * BeOS support added.
928 * MIPS16 support added.
930 * Motorola ColdFire 5200 support added (configure for m68k and use -m5200).
932 * Alpha/VMS support added.
934 * m68k options --base-size-default-16, --base-size-default-32,
935 --disp-size-default-16, and --disp-size-default-32 added.
937 * The alignment directives now take an optional third argument, which is the
938 maximum number of bytes to skip. If doing the alignment would require
939 skipping more than the given number of bytes, the alignment is not done at
942 * The ELF assembler has a new pseudo-op, .symver, used for symbol versioning.
944 * The -a option takes a new suboption, c (e.g., -alc), to skip false
945 conditionals in listings.
947 * Added new pseudo-op, .equiv; it's like .equ, except that it is an error if
948 the symbol is already defined.
952 * The PowerPC assembler now allows the use of symbolic register names (r0,
953 etc.) if -mregnames is used. Symbolic names preceded by a '%' (%r0, etc.)
954 can be used any time. PowerPC 860 move to/from SPR instructions have been
957 * Alpha Linux (ELF) support added.
959 * PowerPC ELF support added.
961 * m68k Linux (ELF) support added.
963 * i960 Hx/Jx support added.
965 * i386/PowerPC gnu-win32 support added.
967 * SCO ELF support added. For OpenServer 5 targets (i386-unknown-sco3.2v5) the
968 default is to build COFF-only support. To get a set of tools that generate
969 ELF (they'll understand both COFF and ELF), you must configure with
970 target=i386-unknown-sco3.2v5elf.
972 * m88k-motorola-sysv3* support added.
976 * Gas now directly supports macros, without requiring GASP.
978 * Gas now has an MRI assembler compatibility mode. Use -M or --mri to select
979 MRI mode. The pseudo-op ``.mri 1'' will switch into the MRI mode until the
980 ``.mri 0'' is seen; this can be convenient for inline assembler code.
982 * Added --defsym SYM=VALUE option.
984 * Added -mips4 support to MIPS assembler.
986 * Added PIC support to Solaris and SPARC SunOS 4 assembler.
990 * Converted this directory to use an autoconf-generated configure script.
992 * ARM support, from Richard Earnshaw.
994 * Updated VMS support, from Pat Rankin, including considerably improved
997 * Support for the control registers in the 68060.
999 * Handles (ignores) a new directive ".this_GCC_requires_the_GNU_assembler", to
1000 provide for possible future gcc changes, for targets where gas provides some
1001 features not available in the native assembler. If the native assembler is
1002 used, it should become obvious pretty quickly what the problem is.
1004 * Usage message is available with "--help".
1006 * The GNU Assembler Preprocessor (gasp) is included. (Actually, it was in 2.3
1007 also, but didn't get into the NEWS file.)
1009 * Weak symbol support for a.out.
1011 * A bug in the listing code which could cause an infinite loop has been fixed.
1012 Bugs in listings when generating a COFF object file have also been fixed.
1014 * Initial i386-svr4 PIC implementation from Eric Youngdale, based on code by
1017 * Improved Alpha support. Immediate constants can have a much larger range
1018 now. Support for the 21164 has been contributed by Digital.
1020 * Updated ns32k (pc532-mach, netbsd532) support from Ian Dall.
1024 * Mach i386 support, by David Mackenzie and Ken Raeburn.
1026 * RS/6000 and PowerPC support by Ian Taylor.
1028 * VMS command scripts (make-gas.com, config-gas.com) have been worked on a bit,
1029 based on mail received from various people. The `-h#' option should work
1032 * HP-PA work, by Jeff Law. Note, for the PA, gas-2.3 has been designed to work
1033 with gdb-4.12 and gcc-2.6. As gcc-2.6 has not been released yet, a special
1034 version of gcc-2.5.8 has been patched to work with gas-2.3. You can retrieve
1035 this special version of gcc-2.5.8 via anonymous ftp from jaguar.cs.utah.edu
1036 in the "dist" directory.
1038 * Vax support in gas fixed for BSD, so it builds and seems to run a couple
1039 simple tests okay. I haven't put it through extensive testing. (GNU make is
1040 currently required for BSD 4.3 builds.)
1042 * Support for the DEC Alpha, running OSF/1 (ECOFF format). The gas support is
1043 based on code donated by CMU, which used an a.out-based format. I'm afraid
1044 the alpha-a.out support is pretty badly mangled, and much of it removed;
1045 making it work will require rewriting it as BFD support for the format anyways.
1049 * The test suites have been fixed up a bit, so that they should work with a
1050 couple different versions of expect and dejagnu.
1052 * Symbols' values are now handled internally as expressions, permitting more
1053 flexibility in evaluating them in some cases. Some details of relocation
1054 handling have also changed, and simple constant pool management has been
1055 added, to make the Alpha port easier.
1057 * New option "--statistics" for printing out program run times. This is
1058 intended to be used with the gcc "-Q" option, which prints out times spent in
1059 various phases of compilation. (You should be able to get all of them
1060 printed out with "gcc -Q -Wa,--statistics", I think.)
1064 * RS/6000 AIX and MIPS SGI Irix 5 support has been added.
1066 * Configurations that are still in development (and therefore are convenient to
1067 have listed in configure.in) still get rejected without a minor change to
1068 gas/Makefile.in, so people not doing development work shouldn't get the
1069 impression that support for such configurations is actually believed to be
1072 * The program name (usually "as") is printed when a fatal error message is
1073 displayed. This should prevent some confusion about the source of occasional
1074 messages about "internal errors".
1076 * ELF support is falling into place. Support for the 386 should be working.
1077 Support for SPARC Solaris is in. HPPA support from Utah is being integrated.
1079 * Symbol values are maintained as expressions instead of being immediately
1080 boiled down to add-symbol, sub-symbol, and constant. This permits slightly
1081 more complex calculations involving symbols whose values are not alreadey
1084 * DBX-style debugging info ("stabs") is now supported for COFF formats.
1085 If any stabs directives are seen in the source, GAS will create two new
1086 sections: a ".stab" and a ".stabstr" section. The format of the .stab
1087 section is nearly identical to the a.out symbol format, and .stabstr is
1088 its string table. For this to be useful, you must have configured GCC
1089 to generate stabs (by defining DBX_DEBUGGING_INFO), and must have a GDB
1090 that can use the stab sections (4.11 or later).
1092 * LynxOS, on i386 and m68k platforms, is now supported. SPARC LynxOS
1093 support is in progress.
1097 * Several small fixes for i386-aix (PS/2) support from Minh Tran-Le have been
1098 incorporated, but not well tested yet.
1100 * Altered the opcode table split for m68k; it should require less VM to compile
1103 * Some minor adjustments to add (Convergent Technologies') Miniframe support,
1104 suggested by Ronald Cole.
1106 * HPPA support (running OSF only, not HPUX) has been contributed by Utah. This
1107 includes improved ELF support, which I've started adapting for SPARC Solaris
1108 2.x. Integration isn't completely, so it probably won't work.
1110 * HP9000/300 support, donated by HP, has been merged in.
1112 * Ian Taylor has finished the MIPS ECOFF (Ultrix, Irix) support.
1114 * Better error messages for unsupported configurations (e.g., hppa-hpux).
1116 * Test suite framework is starting to become reasonable.
1122 * Some more merging of BFD and ELF code, but ELF still doesn't work.
1126 * BFD merge is partly done. Adventurous souls may try giving configure the
1127 "--with-bfd-assembler" option. Currently, ELF format requires it, a.out
1128 format accepts it; SPARC CPU accepts it. It's the default only for OS "elf"
1129 or "solaris". (ELF isn't really supported yet. It needs work. I've got
1130 some code from Utah for HP-PA ELF, and from DG for m88k ELF, but they're not
1133 * The 68K opcode table has been split in half. It should now compile under gcc
1134 without consuming ridiculous amounts of memory.
1136 * A couple data structures have been reduced in size. This should result in
1137 saving a little bit of space at runtime.
1139 * Support for MIPS, from OSF and Ralph Campbell, has been merged in. The OSF
1140 code provided ROSE format support, which I haven't merged in yet. (I can
1141 make it available, if anyone wants to try it out.) Ralph's code, for BSD
1142 4.4, supports a.out format. We don't have ECOFF support in just yet; it's
1145 * Support for the Hitachi H8/500 has been added.
1147 * VMS host and target support should be working now, thanks chiefly to Eric
1152 * For m68k, support for more processors has been added: 68040, CPU32, 68851.
1154 * For i386, .align is now power-of-two; was number-of-bytes.
1156 * For m68k, "%" is now accepted before register names. For COFF format, which
1157 doesn't use underscore prefixes for C labels, it is required, so variable "a0"
1158 can be distinguished from the register.
1160 * Last public release was 1.38. Lots of configuration changes since then, lots
1161 of new CPUs and formats, lots of bugs fixed.
1164 Copyright (C) 2012-2024 Free Software Foundation, Inc.
1166 Copying and distribution of this file, with or without modification,
1167 are permitted in any medium without royalty provided the copyright
1168 notice and this notice are preserved.