1 /***************************************************************************
2 * Copyright (C) 2011 by Julius Baxter *
3 * julius@opencores.org *
5 * Copyright (C) 2013 by Marek Czerski *
6 * ma.czerski@gmail.com *
8 * Copyright (C) 2013 by Franck Jullien *
12 * This program is free software; you can redistribute it and/or modify *
13 * it under the terms of the GNU General Public License as published by *
14 * the Free Software Foundation; either version 2 of the License, or *
15 * (at your option) any later version. *
17 * This program is distributed in the hope that it will be useful, *
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
20 * GNU General Public License for more details. *
22 * You should have received a copy of the GNU General Public License *
23 * along with this program; if not, write to the *
24 * Free Software Foundation, Inc., *
25 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
26 ***************************************************************************/
32 #include <jtag/jtag.h>
33 #include <target/register.h>
34 #include <target/target.h>
35 #include <target/breakpoints.h>
36 #include <target/target_type.h>
37 #include <helper/fileio.h>
45 static int or1k_remove_breakpoint(struct target
*target
,
46 struct breakpoint
*breakpoint
);
48 static int or1k_read_core_reg(struct target
*target
, int num
);
49 static int or1k_write_core_reg(struct target
*target
, int num
);
51 static struct or1k_core_reg
*or1k_core_reg_list_arch_info
;
53 struct or1k_core_reg_init or1k_init_reg_list
[] = {
54 {"r0" , GROUP0
+ 1024, "org.gnu.gdb.or1k.group0", NULL
},
55 {"r1" , GROUP0
+ 1025, "org.gnu.gdb.or1k.group0", NULL
},
56 {"r2" , GROUP0
+ 1026, "org.gnu.gdb.or1k.group0", NULL
},
57 {"r3" , GROUP0
+ 1027, "org.gnu.gdb.or1k.group0", NULL
},
58 {"r4" , GROUP0
+ 1028, "org.gnu.gdb.or1k.group0", NULL
},
59 {"r5" , GROUP0
+ 1029, "org.gnu.gdb.or1k.group0", NULL
},
60 {"r6" , GROUP0
+ 1030, "org.gnu.gdb.or1k.group0", NULL
},
61 {"r7" , GROUP0
+ 1031, "org.gnu.gdb.or1k.group0", NULL
},
62 {"r8" , GROUP0
+ 1032, "org.gnu.gdb.or1k.group0", NULL
},
63 {"r9" , GROUP0
+ 1033, "org.gnu.gdb.or1k.group0", NULL
},
64 {"r10" , GROUP0
+ 1034, "org.gnu.gdb.or1k.group0", NULL
},
65 {"r11" , GROUP0
+ 1035, "org.gnu.gdb.or1k.group0", NULL
},
66 {"r12" , GROUP0
+ 1036, "org.gnu.gdb.or1k.group0", NULL
},
67 {"r13" , GROUP0
+ 1037, "org.gnu.gdb.or1k.group0", NULL
},
68 {"r14" , GROUP0
+ 1038, "org.gnu.gdb.or1k.group0", NULL
},
69 {"r15" , GROUP0
+ 1039, "org.gnu.gdb.or1k.group0", NULL
},
70 {"r16" , GROUP0
+ 1040, "org.gnu.gdb.or1k.group0", NULL
},
71 {"r17" , GROUP0
+ 1041, "org.gnu.gdb.or1k.group0", NULL
},
72 {"r18" , GROUP0
+ 1042, "org.gnu.gdb.or1k.group0", NULL
},
73 {"r19" , GROUP0
+ 1043, "org.gnu.gdb.or1k.group0", NULL
},
74 {"r20" , GROUP0
+ 1044, "org.gnu.gdb.or1k.group0", NULL
},
75 {"r21" , GROUP0
+ 1045, "org.gnu.gdb.or1k.group0", NULL
},
76 {"r22" , GROUP0
+ 1046, "org.gnu.gdb.or1k.group0", NULL
},
77 {"r23" , GROUP0
+ 1047, "org.gnu.gdb.or1k.group0", NULL
},
78 {"r24" , GROUP0
+ 1048, "org.gnu.gdb.or1k.group0", NULL
},
79 {"r25" , GROUP0
+ 1049, "org.gnu.gdb.or1k.group0", NULL
},
80 {"r26" , GROUP0
+ 1050, "org.gnu.gdb.or1k.group0", NULL
},
81 {"r27" , GROUP0
+ 1051, "org.gnu.gdb.or1k.group0", NULL
},
82 {"r28" , GROUP0
+ 1052, "org.gnu.gdb.or1k.group0", NULL
},
83 {"r29" , GROUP0
+ 1053, "org.gnu.gdb.or1k.group0", NULL
},
84 {"r30" , GROUP0
+ 1054, "org.gnu.gdb.or1k.group0", NULL
},
85 {"r31" , GROUP0
+ 1055, "org.gnu.gdb.or1k.group0", NULL
},
86 {"ppc" , GROUP0
+ 18, "org.gnu.gdb.or1k.group0", NULL
},
87 {"npc" , GROUP0
+ 16, "org.gnu.gdb.or1k.group0", NULL
},
88 {"sr" , GROUP0
+ 17, "org.gnu.gdb.or1k.group0", NULL
},
89 {"vr" , GROUP0
+ 0, "org.gnu.gdb.or1k.group0", "system"},
90 {"upr" , GROUP0
+ 1, "org.gnu.gdb.or1k.group0", "system"},
91 {"cpucfgr" , GROUP0
+ 2, "org.gnu.gdb.or1k.group0", "system"},
92 {"dmmucfgr" , GROUP0
+ 3, "org.gnu.gdb.or1k.group0", "system"},
93 {"immucfgr" , GROUP0
+ 4, "org.gnu.gdb.or1k.group0", "system"},
94 {"dccfgr" , GROUP0
+ 5, "org.gnu.gdb.or1k.group0", "system"},
95 {"iccfgr" , GROUP0
+ 6, "org.gnu.gdb.or1k.group0", "system"},
96 {"dcfgr" , GROUP0
+ 7, "org.gnu.gdb.or1k.group0", "system"},
97 {"pccfgr" , GROUP0
+ 8, "org.gnu.gdb.or1k.group0", "system"},
98 {"fpcsr" , GROUP0
+ 20, "org.gnu.gdb.or1k.group0", "system"},
99 {"epcr0" , GROUP0
+ 32, "org.gnu.gdb.or1k.group0", "system"},
100 {"epcr1" , GROUP0
+ 33, "org.gnu.gdb.or1k.group0", "system"},
101 {"epcr2" , GROUP0
+ 34, "org.gnu.gdb.or1k.group0", "system"},
102 {"epcr3" , GROUP0
+ 35, "org.gnu.gdb.or1k.group0", "system"},
103 {"epcr4" , GROUP0
+ 36, "org.gnu.gdb.or1k.group0", "system"},
104 {"epcr5" , GROUP0
+ 37, "org.gnu.gdb.or1k.group0", "system"},
105 {"epcr6" , GROUP0
+ 38, "org.gnu.gdb.or1k.group0", "system"},
106 {"epcr7" , GROUP0
+ 39, "org.gnu.gdb.or1k.group0", "system"},
107 {"epcr8" , GROUP0
+ 40, "org.gnu.gdb.or1k.group0", "system"},
108 {"epcr9" , GROUP0
+ 41, "org.gnu.gdb.or1k.group0", "system"},
109 {"epcr10" , GROUP0
+ 42, "org.gnu.gdb.or1k.group0", "system"},
110 {"epcr11" , GROUP0
+ 43, "org.gnu.gdb.or1k.group0", "system"},
111 {"epcr12" , GROUP0
+ 44, "org.gnu.gdb.or1k.group0", "system"},
112 {"epcr13" , GROUP0
+ 45, "org.gnu.gdb.or1k.group0", "system"},
113 {"epcr14" , GROUP0
+ 46, "org.gnu.gdb.or1k.group0", "system"},
114 {"epcr15" , GROUP0
+ 47, "org.gnu.gdb.or1k.group0", "system"},
115 {"eear0" , GROUP0
+ 48, "org.gnu.gdb.or1k.group0", "system"},
116 {"eear1" , GROUP0
+ 49, "org.gnu.gdb.or1k.group0", "system"},
117 {"eear2" , GROUP0
+ 50, "org.gnu.gdb.or1k.group0", "system"},
118 {"eear3" , GROUP0
+ 51, "org.gnu.gdb.or1k.group0", "system"},
119 {"eear4" , GROUP0
+ 52, "org.gnu.gdb.or1k.group0", "system"},
120 {"eear5" , GROUP0
+ 53, "org.gnu.gdb.or1k.group0", "system"},
121 {"eear6" , GROUP0
+ 54, "org.gnu.gdb.or1k.group0", "system"},
122 {"eear7" , GROUP0
+ 55, "org.gnu.gdb.or1k.group0", "system"},
123 {"eear8" , GROUP0
+ 56, "org.gnu.gdb.or1k.group0", "system"},
124 {"eear9" , GROUP0
+ 57, "org.gnu.gdb.or1k.group0", "system"},
125 {"eear10" , GROUP0
+ 58, "org.gnu.gdb.or1k.group0", "system"},
126 {"eear11" , GROUP0
+ 59, "org.gnu.gdb.or1k.group0", "system"},
127 {"eear12" , GROUP0
+ 60, "org.gnu.gdb.or1k.group0", "system"},
128 {"eear13" , GROUP0
+ 61, "org.gnu.gdb.or1k.group0", "system"},
129 {"eear14" , GROUP0
+ 62, "org.gnu.gdb.or1k.group0", "system"},
130 {"eear15" , GROUP0
+ 63, "org.gnu.gdb.or1k.group0", "system"},
131 {"esr0" , GROUP0
+ 64, "org.gnu.gdb.or1k.group0", "system"},
132 {"esr1" , GROUP0
+ 65, "org.gnu.gdb.or1k.group0", "system"},
133 {"esr2" , GROUP0
+ 66, "org.gnu.gdb.or1k.group0", "system"},
134 {"esr3" , GROUP0
+ 67, "org.gnu.gdb.or1k.group0", "system"},
135 {"esr4" , GROUP0
+ 68, "org.gnu.gdb.or1k.group0", "system"},
136 {"esr5" , GROUP0
+ 69, "org.gnu.gdb.or1k.group0", "system"},
137 {"esr6" , GROUP0
+ 70, "org.gnu.gdb.or1k.group0", "system"},
138 {"esr7" , GROUP0
+ 71, "org.gnu.gdb.or1k.group0", "system"},
139 {"esr8" , GROUP0
+ 72, "org.gnu.gdb.or1k.group0", "system"},
140 {"esr9" , GROUP0
+ 73, "org.gnu.gdb.or1k.group0", "system"},
141 {"esr10" , GROUP0
+ 74, "org.gnu.gdb.or1k.group0", "system"},
142 {"esr11" , GROUP0
+ 75, "org.gnu.gdb.or1k.group0", "system"},
143 {"esr12" , GROUP0
+ 76, "org.gnu.gdb.or1k.group0", "system"},
144 {"esr13" , GROUP0
+ 77, "org.gnu.gdb.or1k.group0", "system"},
145 {"esr14" , GROUP0
+ 78, "org.gnu.gdb.or1k.group0", "system"},
146 {"esr15" , GROUP0
+ 79, "org.gnu.gdb.or1k.group0", "system"},
148 {"dmmuucr" , GROUP1
+ 0, "org.gnu.gdb.or1k.group1", "dmmu"},
149 {"dmmuupr" , GROUP1
+ 1, "org.gnu.gdb.or1k.group1", "dmmu"},
150 {"dtlbeir" , GROUP1
+ 2, "org.gnu.gdb.or1k.group1", "dmmu"},
151 {"datbmr0" , GROUP1
+ 4, "org.gnu.gdb.or1k.group1", "dmmu"},
152 {"datbmr1" , GROUP1
+ 5, "org.gnu.gdb.or1k.group1", "dmmu"},
153 {"datbmr2" , GROUP1
+ 6, "org.gnu.gdb.or1k.group1", "dmmu"},
154 {"datbmr3" , GROUP1
+ 7, "org.gnu.gdb.or1k.group1", "dmmu"},
155 {"datbtr0" , GROUP1
+ 8, "org.gnu.gdb.or1k.group1", "dmmu"},
156 {"datbtr1" , GROUP1
+ 9, "org.gnu.gdb.or1k.group1", "dmmu"},
157 {"datbtr2" , GROUP1
+ 10, "org.gnu.gdb.or1k.group1", "dmmu"},
158 {"datbtr3" , GROUP1
+ 11, "org.gnu.gdb.or1k.group1", "dmmu"},
160 {"immucr" , GROUP2
+ 0, "org.gnu.gdb.or1k.group2", "immu"},
161 {"immupr" , GROUP2
+ 1, "org.gnu.gdb.or1k.group2", "immu"},
162 {"itlbeir" , GROUP2
+ 2, "org.gnu.gdb.or1k.group2", "immu"},
163 {"iatbmr0" , GROUP2
+ 4, "org.gnu.gdb.or1k.group2", "immu"},
164 {"iatbmr1" , GROUP2
+ 5, "org.gnu.gdb.or1k.group2", "immu"},
165 {"iatbmr2" , GROUP2
+ 6, "org.gnu.gdb.or1k.group2", "immu"},
166 {"iatbmr3" , GROUP2
+ 7, "org.gnu.gdb.or1k.group2", "immu"},
167 {"iatbtr0" , GROUP2
+ 8, "org.gnu.gdb.or1k.group2", "immu"},
168 {"iatbtr1" , GROUP2
+ 9, "org.gnu.gdb.or1k.group2", "immu"},
169 {"iatbtr2" , GROUP2
+ 10, "org.gnu.gdb.or1k.group2", "immu"},
170 {"iatbtr3" , GROUP2
+ 11, "org.gnu.gdb.or1k.group2", "immu"},
172 {"dccr" , GROUP3
+ 0, "org.gnu.gdb.or1k.group3", "dcache"},
173 {"dcbpr" , GROUP3
+ 1, "org.gnu.gdb.or1k.group3", "dcache"},
174 {"dcbfr" , GROUP3
+ 2, "org.gnu.gdb.or1k.group3", "dcache"},
175 {"dcbir" , GROUP3
+ 3, "org.gnu.gdb.or1k.group3", "dcache"},
176 {"dcbwr" , GROUP3
+ 4, "org.gnu.gdb.or1k.group3", "dcache"},
177 {"dcblr" , GROUP3
+ 5, "org.gnu.gdb.or1k.group3", "dcache"},
179 {"iccr" , GROUP4
+ 0, "org.gnu.gdb.or1k.group4", "icache"},
180 {"icbpr" , GROUP4
+ 1, "org.gnu.gdb.or1k.group4", "icache"},
181 {"icbir" , GROUP4
+ 2, "org.gnu.gdb.or1k.group4", "icache"},
182 {"icblr" , GROUP4
+ 3, "org.gnu.gdb.or1k.group4", "icache"},
184 {"maclo" , GROUP5
+ 0, "org.gnu.gdb.or1k.group5", "mac"},
185 {"machi" , GROUP5
+ 1, "org.gnu.gdb.or1k.group5", "mac"},
187 {"dvr0" , GROUP6
+ 0, "org.gnu.gdb.or1k.group6", "debug"},
188 {"dvr1" , GROUP6
+ 1, "org.gnu.gdb.or1k.group6", "debug"},
189 {"dvr2" , GROUP6
+ 2, "org.gnu.gdb.or1k.group6", "debug"},
190 {"dvr3" , GROUP6
+ 3, "org.gnu.gdb.or1k.group6", "debug"},
191 {"dvr4" , GROUP6
+ 4, "org.gnu.gdb.or1k.group6", "debug"},
192 {"dvr5" , GROUP6
+ 5, "org.gnu.gdb.or1k.group6", "debug"},
193 {"dvr6" , GROUP6
+ 6, "org.gnu.gdb.or1k.group6", "debug"},
194 {"dvr7" , GROUP6
+ 7, "org.gnu.gdb.or1k.group6", "debug"},
195 {"dcr0" , GROUP6
+ 8, "org.gnu.gdb.or1k.group6", "debug"},
196 {"dcr1" , GROUP6
+ 9, "org.gnu.gdb.or1k.group6", "debug"},
197 {"dcr2" , GROUP6
+ 10, "org.gnu.gdb.or1k.group6", "debug"},
198 {"dcr3" , GROUP6
+ 11, "org.gnu.gdb.or1k.group6", "debug"},
199 {"dcr4" , GROUP6
+ 12, "org.gnu.gdb.or1k.group6", "debug"},
200 {"dcr5" , GROUP6
+ 13, "org.gnu.gdb.or1k.group6", "debug"},
201 {"dcr6" , GROUP6
+ 14, "org.gnu.gdb.or1k.group6", "debug"},
202 {"dcr7" , GROUP6
+ 15, "org.gnu.gdb.or1k.group6", "debug"},
203 {"dmr1" , GROUP6
+ 16, "org.gnu.gdb.or1k.group6", "debug"},
204 {"dmr2" , GROUP6
+ 17, "org.gnu.gdb.or1k.group6", "debug"},
205 {"dcwr0" , GROUP6
+ 18, "org.gnu.gdb.or1k.group6", "debug"},
206 {"dcwr1" , GROUP6
+ 19, "org.gnu.gdb.or1k.group6", "debug"},
207 {"dsr" , GROUP6
+ 20, "org.gnu.gdb.or1k.group6", "debug"},
208 {"drr" , GROUP6
+ 21, "org.gnu.gdb.or1k.group6", "debug"},
210 {"pccr0" , GROUP7
+ 0, "org.gnu.gdb.or1k.group7", "perf"},
211 {"pccr1" , GROUP7
+ 1, "org.gnu.gdb.or1k.group7", "perf"},
212 {"pccr2" , GROUP7
+ 2, "org.gnu.gdb.or1k.group7", "perf"},
213 {"pccr3" , GROUP7
+ 3, "org.gnu.gdb.or1k.group7", "perf"},
214 {"pccr4" , GROUP7
+ 4, "org.gnu.gdb.or1k.group7", "perf"},
215 {"pccr5" , GROUP7
+ 5, "org.gnu.gdb.or1k.group7", "perf"},
216 {"pccr6" , GROUP7
+ 6, "org.gnu.gdb.or1k.group7", "perf"},
217 {"pccr7" , GROUP7
+ 7, "org.gnu.gdb.or1k.group7", "perf"},
218 {"pcmr0" , GROUP7
+ 8, "org.gnu.gdb.or1k.group7", "perf"},
219 {"pcmr1" , GROUP7
+ 9, "org.gnu.gdb.or1k.group7", "perf"},
220 {"pcmr2" , GROUP7
+ 10, "org.gnu.gdb.or1k.group7", "perf"},
221 {"pcmr3" , GROUP7
+ 11, "org.gnu.gdb.or1k.group7", "perf"},
222 {"pcmr4" , GROUP7
+ 12, "org.gnu.gdb.or1k.group7", "perf"},
223 {"pcmr5" , GROUP7
+ 13, "org.gnu.gdb.or1k.group7", "perf"},
224 {"pcmr6" , GROUP7
+ 14, "org.gnu.gdb.or1k.group7", "perf"},
225 {"pcmr7" , GROUP7
+ 15, "org.gnu.gdb.or1k.group7", "perf"},
227 {"pmr" , GROUP8
+ 0, "org.gnu.gdb.or1k.group8", "power"},
229 {"picmr" , GROUP9
+ 0, "org.gnu.gdb.or1k.group9", "pic"},
230 {"picsr" , GROUP9
+ 2, "org.gnu.gdb.or1k.group9", "pic"},
232 {"ttmr" , GROUP10
+ 0, "org.gnu.gdb.or1k.group10", "timer"},
233 {"ttcr" , GROUP10
+ 1, "org.gnu.gdb.or1k.group10", "timer"},
236 static int or1k_add_reg(struct target
*target
, struct or1k_core_reg
*new_reg
)
238 struct or1k_common
*or1k
= target_to_or1k(target
);
239 int reg_list_size
= or1k
->nb_regs
* sizeof(struct or1k_core_reg
);
241 or1k_core_reg_list_arch_info
= realloc(or1k_core_reg_list_arch_info
,
242 reg_list_size
+ sizeof(struct or1k_core_reg
));
244 memcpy(&or1k_core_reg_list_arch_info
[or1k
->nb_regs
], new_reg
,
245 sizeof(struct or1k_core_reg
));
247 or1k_core_reg_list_arch_info
[or1k
->nb_regs
].list_num
= or1k
->nb_regs
;
254 static int or1k_create_reg_list(struct target
*target
)
256 struct or1k_common
*or1k
= target_to_or1k(target
);
260 or1k_core_reg_list_arch_info
= malloc(ARRAY_SIZE(or1k_init_reg_list
) *
261 sizeof(struct or1k_core_reg
));
263 for (int i
= 0; i
< (int)ARRAY_SIZE(or1k_init_reg_list
); i
++) {
264 or1k_core_reg_list_arch_info
[i
].name
= or1k_init_reg_list
[i
].name
;
265 or1k_core_reg_list_arch_info
[i
].spr_num
= or1k_init_reg_list
[i
].spr_num
;
266 or1k_core_reg_list_arch_info
[i
].group
= or1k_init_reg_list
[i
].group
;
267 or1k_core_reg_list_arch_info
[i
].feature
= or1k_init_reg_list
[i
].feature
;
268 or1k_core_reg_list_arch_info
[i
].list_num
= i
;
269 or1k_core_reg_list_arch_info
[i
].target
= NULL
;
270 or1k_core_reg_list_arch_info
[i
].or1k_common
= NULL
;
273 or1k
->nb_regs
= ARRAY_SIZE(or1k_init_reg_list
);
275 struct or1k_core_reg new_reg
;
276 new_reg
.target
= NULL
;
277 new_reg
.or1k_common
= NULL
;
280 for (int way
= 0; way
< 4; way
++) {
281 for (int i
= 0; i
< 128; i
++) {
283 sprintf(name
, "dtlbw%dmr%d", way
, i
);
284 new_reg
.name
= strdup(name
);
285 new_reg
.spr_num
= GROUP1
+ 512 + i
+ (way
* 256);
286 new_reg
.feature
= "org.gnu.gdb.or1k.group1";
287 new_reg
.group
= "dmmu";
288 or1k_add_reg(target
, &new_reg
);
290 sprintf(name
, "dtlbw%dtr%d", way
, i
);
291 new_reg
.name
= strdup(name
);
292 new_reg
.spr_num
= GROUP1
+ 640 + i
+ (way
* 256);
293 new_reg
.feature
= "org.gnu.gdb.or1k.group1";
294 new_reg
.group
= "dmmu";
295 or1k_add_reg(target
, &new_reg
);
298 sprintf(name
, "itlbw%dmr%d", way
, i
);
299 new_reg
.name
= strdup(name
);
300 new_reg
.spr_num
= GROUP2
+ 512 + i
+ (way
* 256);
301 new_reg
.feature
= "org.gnu.gdb.or1k.group2";
302 new_reg
.group
= "immu";
303 or1k_add_reg(target
, &new_reg
);
306 sprintf(name
, "itlbw%dtr%d", way
, i
);
307 new_reg
.name
= strdup(name
);
308 new_reg
.spr_num
= GROUP2
+ 640 + i
+ (way
* 256);
309 new_reg
.feature
= "org.gnu.gdb.or1k.group2";
310 new_reg
.group
= "immu";
311 or1k_add_reg(target
, &new_reg
);
319 static int or1k_jtag_read_regs(struct or1k_common
*or1k
, uint32_t *regs
)
321 struct or1k_du
*du_core
= or1k_jtag_to_du(&or1k
->jtag
);
325 return du_core
->or1k_jtag_read_cpu(&or1k
->jtag
,
326 or1k
->arch_info
[OR1K_REG_R0
].spr_num
, OR1K_REG_R31
+ 1,
330 static int or1k_jtag_write_regs(struct or1k_common
*or1k
, uint32_t *regs
)
332 struct or1k_du
*du_core
= or1k_jtag_to_du(&or1k
->jtag
);
336 return du_core
->or1k_jtag_write_cpu(&or1k
->jtag
,
337 or1k
->arch_info
[OR1K_REG_R0
].spr_num
, OR1K_REG_R31
+ 1,
341 static int or1k_save_context(struct target
*target
)
343 struct or1k_common
*or1k
= target_to_or1k(target
);
344 struct or1k_du
*du_core
= or1k_to_du(or1k
);
350 for (int i
= 0; i
< OR1KNUMCOREREGS
; i
++) {
351 if (!or1k
->core_cache
->reg_list
[i
].valid
) {
352 if (i
== OR1K_REG_PPC
|| i
== OR1K_REG_NPC
|| i
== OR1K_REG_SR
) {
353 retval
= du_core
->or1k_jtag_read_cpu(&or1k
->jtag
,
354 or1k
->arch_info
[i
].spr_num
, 1,
355 &or1k
->core_regs
[i
]);
356 if (retval
!= ERROR_OK
)
358 } else if (!regs_read
) {
359 /* read gpr registers at once (but only one time in this loop) */
360 retval
= or1k_jtag_read_regs(or1k
, or1k
->core_regs
);
361 if (retval
!= ERROR_OK
)
363 /* prevent next reads in this loop */
366 /* We've just updated the core_reg[i], now update
368 or1k_read_core_reg(target
, i
);
375 static int or1k_restore_context(struct target
*target
)
377 struct or1k_common
*or1k
= target_to_or1k(target
);
378 struct or1k_du
*du_core
= or1k_to_du(or1k
);
384 for (int i
= 0; i
< OR1KNUMCOREREGS
; i
++) {
385 if (or1k
->core_cache
->reg_list
[i
].dirty
) {
386 or1k_write_core_reg(target
, i
);
388 if (i
== OR1K_REG_PPC
|| i
== OR1K_REG_NPC
|| i
== OR1K_REG_SR
) {
389 retval
= du_core
->or1k_jtag_write_cpu(&or1k
->jtag
,
390 or1k
->arch_info
[i
].spr_num
, 1,
391 &or1k
->core_regs
[i
]);
392 if (retval
!= ERROR_OK
) {
393 LOG_ERROR("Error while restoring context");
402 /* read gpr registers at once (but only one time in this loop) */
403 retval
= or1k_jtag_write_regs(or1k
, or1k
->core_regs
);
404 if (retval
!= ERROR_OK
) {
405 LOG_ERROR("Error while restoring context");
413 static int or1k_read_core_reg(struct target
*target
, int num
)
415 struct or1k_common
*or1k
= target_to_or1k(target
);
416 struct or1k_du
*du_core
= or1k_to_du(or1k
);
421 if ((num
< 0) || (num
>= or1k
->nb_regs
))
422 return ERROR_COMMAND_SYNTAX_ERROR
;
424 if ((num
>= 0) && (num
< OR1KNUMCOREREGS
)) {
425 reg_value
= or1k
->core_regs
[num
];
426 buf_set_u32(or1k
->core_cache
->reg_list
[num
].value
, 0, 32, reg_value
);
427 LOG_DEBUG("Read core reg %i value 0x%08" PRIx32
, num
, reg_value
);
428 or1k
->core_cache
->reg_list
[num
].valid
= 1;
429 or1k
->core_cache
->reg_list
[num
].dirty
= 0;
431 /* This is an spr, always read value from HW */
432 int retval
= du_core
->or1k_jtag_read_cpu(&or1k
->jtag
,
433 or1k
->arch_info
[num
].spr_num
, 1, ®_value
);
434 if (retval
!= ERROR_OK
) {
435 LOG_ERROR("Error while reading spr 0x%08" PRIx32
, or1k
->arch_info
[num
].spr_num
);
438 buf_set_u32(or1k
->core_cache
->reg_list
[num
].value
, 0, 32, reg_value
);
439 LOG_DEBUG("Read spr reg %i value 0x%08" PRIx32
, num
, reg_value
);
445 static int or1k_write_core_reg(struct target
*target
, int num
)
447 struct or1k_common
*or1k
= target_to_or1k(target
);
451 if ((num
< 0) || (num
>= OR1KNUMCOREREGS
))
452 return ERROR_COMMAND_SYNTAX_ERROR
;
454 uint32_t reg_value
= buf_get_u32(or1k
->core_cache
->reg_list
[num
].value
, 0, 32);
455 or1k
->core_regs
[num
] = reg_value
;
456 LOG_DEBUG("Write core reg %i value 0x%08" PRIx32
, num
, reg_value
);
457 or1k
->core_cache
->reg_list
[num
].valid
= 1;
458 or1k
->core_cache
->reg_list
[num
].dirty
= 0;
463 static int or1k_get_core_reg(struct reg
*reg
)
465 struct or1k_core_reg
*or1k_reg
= reg
->arch_info
;
466 struct target
*target
= or1k_reg
->target
;
470 if (target
->state
!= TARGET_HALTED
)
471 return ERROR_TARGET_NOT_HALTED
;
473 return or1k_read_core_reg(target
, or1k_reg
->list_num
);
476 static int or1k_set_core_reg(struct reg
*reg
, uint8_t *buf
)
478 struct or1k_core_reg
*or1k_reg
= reg
->arch_info
;
479 struct target
*target
= or1k_reg
->target
;
480 struct or1k_common
*or1k
= target_to_or1k(target
);
481 struct or1k_du
*du_core
= or1k_to_du(or1k
);
482 uint32_t value
= buf_get_u32(buf
, 0, 32);
486 if (target
->state
!= TARGET_HALTED
)
487 return ERROR_TARGET_NOT_HALTED
;
489 if (or1k_reg
->list_num
< OR1KNUMCOREREGS
) {
490 buf_set_u32(reg
->value
, 0, 32, value
);
494 /* This is an spr, write it to the HW */
495 int retval
= du_core
->or1k_jtag_write_cpu(&or1k
->jtag
,
496 or1k_reg
->spr_num
, 1, &value
);
497 if (retval
!= ERROR_OK
) {
498 LOG_ERROR("Error while writing spr 0x%08" PRIx32
, or1k_reg
->spr_num
);
506 static const struct reg_arch_type or1k_reg_type
= {
507 .get
= or1k_get_core_reg
,
508 .set
= or1k_set_core_reg
,
511 static struct reg_cache
*or1k_build_reg_cache(struct target
*target
)
513 struct or1k_common
*or1k
= target_to_or1k(target
);
514 struct reg_cache
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
515 struct reg_cache
*cache
= malloc(sizeof(struct reg_cache
));
516 struct reg
*reg_list
= calloc(or1k
->nb_regs
, sizeof(struct reg
));
517 struct or1k_core_reg
*arch_info
=
518 malloc((or1k
->nb_regs
) * sizeof(struct or1k_core_reg
));
519 struct reg_feature
*feature
;
523 /* Build the process context cache */
524 cache
->name
= "OpenRISC 1000 registers";
526 cache
->reg_list
= reg_list
;
527 cache
->num_regs
= or1k
->nb_regs
;
529 or1k
->core_cache
= cache
;
530 or1k
->arch_info
= arch_info
;
532 for (int i
= 0; i
< or1k
->nb_regs
; i
++) {
533 arch_info
[i
] = or1k_core_reg_list_arch_info
[i
];
534 arch_info
[i
].target
= target
;
535 arch_info
[i
].or1k_common
= or1k
;
536 reg_list
[i
].name
= or1k_core_reg_list_arch_info
[i
].name
;
538 feature
= malloc(sizeof(struct reg_feature
));
539 feature
->name
= or1k_core_reg_list_arch_info
[i
].feature
;
540 reg_list
[i
].feature
= feature
;
542 reg_list
[i
].group
= or1k_core_reg_list_arch_info
[i
].group
;
543 reg_list
[i
].size
= 32;
544 reg_list
[i
].value
= calloc(1, 4);
545 reg_list
[i
].dirty
= 0;
546 reg_list
[i
].valid
= 0;
547 reg_list
[i
].type
= &or1k_reg_type
;
548 reg_list
[i
].arch_info
= &arch_info
[i
];
549 reg_list
[i
].number
= i
;
550 reg_list
[i
].exist
= true;
556 static int or1k_debug_entry(struct target
*target
)
560 int retval
= or1k_save_context(target
);
561 if (retval
!= ERROR_OK
) {
562 LOG_ERROR("Error while calling or1k_save_context");
566 struct or1k_common
*or1k
= target_to_or1k(target
);
567 uint32_t addr
= or1k
->core_regs
[OR1K_REG_NPC
];
569 if (breakpoint_find(target
, addr
))
570 /* Halted on a breakpoint, step back to permit executing the instruction there */
571 retval
= or1k_set_core_reg(&or1k
->core_cache
->reg_list
[OR1K_REG_NPC
],
577 static int or1k_halt(struct target
*target
)
579 struct or1k_common
*or1k
= target_to_or1k(target
);
580 struct or1k_du
*du_core
= or1k_to_du(or1k
);
582 LOG_DEBUG("target->state: %s",
583 target_state_name(target
));
585 if (target
->state
== TARGET_HALTED
) {
586 LOG_DEBUG("Target was already halted");
590 if (target
->state
== TARGET_UNKNOWN
)
591 LOG_WARNING("Target was in unknown state when halt was requested");
593 if (target
->state
== TARGET_RESET
) {
594 if ((jtag_get_reset_config() & RESET_SRST_PULLS_TRST
) &&
596 LOG_ERROR("Can't request a halt while in reset if nSRST pulls nTRST");
597 return ERROR_TARGET_FAILURE
;
599 target
->debug_reason
= DBG_REASON_DBGRQ
;
604 int retval
= du_core
->or1k_cpu_stall(&or1k
->jtag
, CPU_STALL
);
605 if (retval
!= ERROR_OK
) {
606 LOG_ERROR("Impossible to stall the CPU");
610 target
->debug_reason
= DBG_REASON_DBGRQ
;
615 static int or1k_is_cpu_running(struct target
*target
, int *running
)
617 struct or1k_common
*or1k
= target_to_or1k(target
);
618 struct or1k_du
*du_core
= or1k_to_du(or1k
);
621 const int RETRIES_MAX
= 5;
623 /* Have a retry loop to determine of the CPU is running.
624 If target has been hard reset for any reason, it might take a couple
625 of goes before it's ready again.
627 while (tries
< RETRIES_MAX
) {
631 retval
= du_core
->or1k_is_cpu_running(&or1k
->jtag
, running
);
632 if (retval
!= ERROR_OK
) {
633 LOG_WARNING("Debug IF CPU control reg read failure.");
634 /* Try once to restart the JTAG infrastructure -
635 quite possibly the board has just been reset. */
636 LOG_WARNING("Resetting JTAG TAP state and reconnectiong to debug IF.");
637 du_core
->or1k_jtag_init(&or1k
->jtag
);
639 LOG_WARNING("...attempt %d of %d", tries
, RETRIES_MAX
);
648 LOG_ERROR("Could not re-establish communication with target");
652 static int or1k_poll(struct target
*target
)
657 retval
= or1k_is_cpu_running(target
, &running
);
658 if (retval
!= ERROR_OK
) {
659 LOG_ERROR("Error while calling or1k_is_cpu_running");
663 /* check for processor halted */
665 /* It's actually stalled, so update our software's state */
666 if ((target
->state
== TARGET_RUNNING
) ||
667 (target
->state
== TARGET_RESET
)) {
669 target
->state
= TARGET_HALTED
;
671 retval
= or1k_debug_entry(target
);
672 if (retval
!= ERROR_OK
) {
673 LOG_ERROR("Error while calling or1k_debug_entry");
677 target_call_event_callbacks(target
,
678 TARGET_EVENT_HALTED
);
679 } else if (target
->state
== TARGET_DEBUG_RUNNING
) {
680 target
->state
= TARGET_HALTED
;
682 retval
= or1k_debug_entry(target
);
683 if (retval
!= ERROR_OK
) {
684 LOG_ERROR("Error while calling or1k_debug_entry");
688 target_call_event_callbacks(target
,
689 TARGET_EVENT_DEBUG_HALTED
);
691 } else { /* ... target is running */
693 /* If target was supposed to be stalled, stall it again */
694 if (target
->state
== TARGET_HALTED
) {
696 target
->state
= TARGET_RUNNING
;
698 retval
= or1k_halt(target
);
699 if (retval
!= ERROR_OK
) {
700 LOG_ERROR("Error while calling or1k_halt");
704 retval
= or1k_debug_entry(target
);
705 if (retval
!= ERROR_OK
) {
706 LOG_ERROR("Error while calling or1k_debug_entry");
710 target_call_event_callbacks(target
,
711 TARGET_EVENT_DEBUG_HALTED
);
714 target
->state
= TARGET_RUNNING
;
721 static int or1k_assert_reset(struct target
*target
)
723 struct or1k_common
*or1k
= target_to_or1k(target
);
724 struct or1k_du
*du_core
= or1k_to_du(or1k
);
728 int retval
= du_core
->or1k_cpu_reset(&or1k
->jtag
, CPU_RESET
);
729 if (retval
!= ERROR_OK
) {
730 LOG_ERROR("Error while asserting RESET");
737 static int or1k_deassert_reset(struct target
*target
)
739 struct or1k_common
*or1k
= target_to_or1k(target
);
740 struct or1k_du
*du_core
= or1k_to_du(or1k
);
744 int retval
= du_core
->or1k_cpu_reset(&or1k
->jtag
, CPU_NOT_RESET
);
745 if (retval
!= ERROR_OK
) {
746 LOG_ERROR("Error while desasserting RESET");
753 static int or1k_soft_reset_halt(struct target
*target
)
755 struct or1k_common
*or1k
= target_to_or1k(target
);
756 struct or1k_du
*du_core
= or1k_to_du(or1k
);
760 int retval
= du_core
->or1k_cpu_stall(&or1k
->jtag
, CPU_STALL
);
761 if (retval
!= ERROR_OK
) {
762 LOG_ERROR("Error while stalling the CPU");
766 retval
= or1k_assert_reset(target
);
767 if (retval
!= ERROR_OK
)
770 retval
= or1k_deassert_reset(target
);
771 if (retval
!= ERROR_OK
)
777 static bool is_any_soft_breakpoint(struct target
*target
)
779 struct breakpoint
*breakpoint
= target
->breakpoints
;
784 if (breakpoint
->type
== BKPT_SOFT
)
790 static int or1k_resume_or_step(struct target
*target
, int current
,
791 uint32_t address
, int handle_breakpoints
,
792 int debug_execution
, int step
)
794 struct or1k_common
*or1k
= target_to_or1k(target
);
795 struct or1k_du
*du_core
= or1k_to_du(or1k
);
796 struct breakpoint
*breakpoint
= NULL
;
798 uint32_t debug_reg_list
[OR1K_DEBUG_REG_NUM
];
800 LOG_DEBUG("Addr: 0x%" PRIx32
", stepping: %s, handle breakpoints %s\n",
801 address
, step
? "yes" : "no", handle_breakpoints
? "yes" : "no");
803 if (target
->state
!= TARGET_HALTED
) {
804 LOG_ERROR("Target not halted");
805 return ERROR_TARGET_NOT_HALTED
;
808 if (!debug_execution
)
809 target_free_all_working_areas(target
);
811 /* current ? continue on current pc : continue at <address> */
813 buf_set_u32(or1k
->core_cache
->reg_list
[OR1K_REG_NPC
].value
, 0,
816 int retval
= or1k_restore_context(target
);
817 if (retval
!= ERROR_OK
) {
818 LOG_ERROR("Error while calling or1k_restore_context");
822 /* read debug registers (starting from DMR1 register) */
823 retval
= du_core
->or1k_jtag_read_cpu(&or1k
->jtag
, OR1K_DMR1_CPU_REG_ADD
,
824 OR1K_DEBUG_REG_NUM
, debug_reg_list
);
825 if (retval
!= ERROR_OK
) {
826 LOG_ERROR("Error while reading debug registers");
830 /* Clear Debug Reason Register (DRR) */
831 debug_reg_list
[OR1K_DEBUG_REG_DRR
] = 0;
833 /* Clear watchpoint break generation in Debug Mode Register 2 (DMR2) */
834 debug_reg_list
[OR1K_DEBUG_REG_DMR2
] &= ~OR1K_DMR2_WGB
;
836 /* Set the single step trigger in Debug Mode Register 1 (DMR1) */
837 debug_reg_list
[OR1K_DEBUG_REG_DMR1
] |= OR1K_DMR1_ST
| OR1K_DMR1_BT
;
839 /* Clear the single step trigger in Debug Mode Register 1 (DMR1) */
840 debug_reg_list
[OR1K_DEBUG_REG_DMR1
] &= ~(OR1K_DMR1_ST
| OR1K_DMR1_BT
);
842 /* Set traps to be handled by the debug unit in the Debug Stop
843 Register (DSR). Check if we have any software breakpoints in
844 place before setting this value - the kernel, for instance,
845 relies on l.trap instructions not stalling the processor ! */
846 if (is_any_soft_breakpoint(target
) == true)
847 debug_reg_list
[OR1K_DEBUG_REG_DSR
] |= OR1K_DSR_TE
;
849 /* Write debug registers (starting from DMR1 register) */
850 retval
= du_core
->or1k_jtag_write_cpu(&or1k
->jtag
, OR1K_DMR1_CPU_REG_ADD
,
851 OR1K_DEBUG_REG_NUM
, debug_reg_list
);
852 if (retval
!= ERROR_OK
) {
853 LOG_ERROR("Error while writing back debug registers");
857 resume_pc
= buf_get_u32(or1k
->core_cache
->reg_list
[OR1K_REG_NPC
].value
,
860 /* The front-end may request us not to handle breakpoints */
861 if (handle_breakpoints
) {
862 /* Single step past breakpoint at current address */
863 breakpoint
= breakpoint_find(target
, resume_pc
);
865 LOG_DEBUG("Unset breakpoint at 0x%08" PRIx32
, breakpoint
->address
);
866 retval
= or1k_remove_breakpoint(target
, breakpoint
);
867 if (retval
!= ERROR_OK
)
873 retval
= du_core
->or1k_cpu_stall(&or1k
->jtag
, CPU_UNSTALL
);
874 if (retval
!= ERROR_OK
) {
875 LOG_ERROR("Error while unstalling the CPU");
880 target
->debug_reason
= DBG_REASON_SINGLESTEP
;
882 target
->debug_reason
= DBG_REASON_NOTHALTED
;
884 /* Registers are now invalid */
885 register_cache_invalidate(or1k
->core_cache
);
887 if (!debug_execution
) {
888 target
->state
= TARGET_RUNNING
;
889 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
890 LOG_DEBUG("Target resumed at 0x%08" PRIx32
, resume_pc
);
892 target
->state
= TARGET_DEBUG_RUNNING
;
893 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_RESUMED
);
894 LOG_DEBUG("Target debug resumed at 0x%08" PRIx32
, resume_pc
);
900 static int or1k_resume(struct target
*target
, int current
,
901 uint32_t address
, int handle_breakpoints
, int debug_execution
)
903 return or1k_resume_or_step(target
, current
, address
,
909 static int or1k_step(struct target
*target
, int current
,
910 uint32_t address
, int handle_breakpoints
)
912 return or1k_resume_or_step(target
, current
, address
,
919 static int or1k_add_breakpoint(struct target
*target
,
920 struct breakpoint
*breakpoint
)
922 struct or1k_common
*or1k
= target_to_or1k(target
);
923 struct or1k_du
*du_core
= or1k_to_du(or1k
);
926 LOG_DEBUG("Adding breakpoint: addr 0x%08" PRIx32
", len %d, type %d, set: %d, id: %" PRId32
,
927 breakpoint
->address
, breakpoint
->length
, breakpoint
->type
,
928 breakpoint
->set
, breakpoint
->unique_id
);
930 /* Only support SW breakpoints for now. */
931 if (breakpoint
->type
== BKPT_HARD
)
932 LOG_ERROR("HW breakpoints not supported for now. Doing SW breakpoint.");
934 /* Read and save the instruction */
935 int retval
= du_core
->or1k_jtag_read_memory(&or1k
->jtag
,
940 if (retval
!= ERROR_OK
) {
941 LOG_ERROR("Error while reading the instruction at 0x%08" PRIx32
,
942 breakpoint
->address
);
946 if (breakpoint
->orig_instr
!= NULL
)
947 free(breakpoint
->orig_instr
);
949 breakpoint
->orig_instr
= malloc(breakpoint
->length
);
950 memcpy(breakpoint
->orig_instr
, &data
, breakpoint
->length
);
952 /* Sub in the OR1K trap instruction */
953 uint32_t or1k_trap_insn
= OR1K_TRAP_INSTR
;
954 retval
= du_core
->or1k_jtag_write_memory(&or1k
->jtag
,
958 (uint8_t *)&or1k_trap_insn
);
960 if (retval
!= ERROR_OK
) {
961 LOG_ERROR("Error while writing OR1K_TRAP_INSTR at 0x%08" PRIx32
,
962 breakpoint
->address
);
966 /* invalidate instruction cache */
967 retval
= du_core
->or1k_jtag_write_cpu(&or1k
->jtag
,
968 OR1K_ICBIR_CPU_REG_ADD
, 1, &breakpoint
->address
);
969 if (retval
!= ERROR_OK
) {
970 LOG_ERROR("Error while invalidating the ICACHE");
977 static int or1k_remove_breakpoint(struct target
*target
,
978 struct breakpoint
*breakpoint
)
980 struct or1k_common
*or1k
= target_to_or1k(target
);
981 struct or1k_du
*du_core
= or1k_to_du(or1k
);
983 LOG_DEBUG("Removing breakpoint: addr 0x%08" PRIx32
", len %d, type %d, set: %d, id: %" PRId32
,
984 breakpoint
->address
, breakpoint
->length
, breakpoint
->type
,
985 breakpoint
->set
, breakpoint
->unique_id
);
987 /* Only support SW breakpoints for now. */
988 if (breakpoint
->type
== BKPT_HARD
)
989 LOG_ERROR("HW breakpoints not supported for now. Doing SW breakpoint.");
991 /* Replace the removed instruction */
992 int retval
= du_core
->or1k_jtag_write_memory(&or1k
->jtag
,
996 breakpoint
->orig_instr
);
998 if (retval
!= ERROR_OK
) {
999 LOG_ERROR("Error while writing back the instruction at 0x%08" PRIx32
,
1000 breakpoint
->address
);
1004 /* invalidate instruction cache */
1005 retval
= du_core
->or1k_jtag_write_cpu(&or1k
->jtag
,
1006 OR1K_ICBIR_CPU_REG_ADD
, 1, &breakpoint
->address
);
1007 if (retval
!= ERROR_OK
) {
1008 LOG_ERROR("Error while invalidating the ICACHE");
1015 static int or1k_add_watchpoint(struct target
*target
,
1016 struct watchpoint
*watchpoint
)
1018 LOG_ERROR("%s: implement me", __func__
);
1022 static int or1k_remove_watchpoint(struct target
*target
,
1023 struct watchpoint
*watchpoint
)
1025 LOG_ERROR("%s: implement me", __func__
);
1029 static int or1k_read_memory(struct target
*target
, uint32_t address
,
1030 uint32_t size
, uint32_t count
, uint8_t *buffer
)
1032 struct or1k_common
*or1k
= target_to_or1k(target
);
1033 struct or1k_du
*du_core
= or1k_to_du(or1k
);
1035 LOG_DEBUG("Read memory at 0x%08" PRIx32
", size: %" PRIu32
", count: 0x%08" PRIx32
, address
, size
, count
);
1037 if (target
->state
!= TARGET_HALTED
) {
1038 LOG_ERROR("Target not halted");
1039 return ERROR_TARGET_NOT_HALTED
;
1042 /* Sanitize arguments */
1043 if (((size
!= 4) && (size
!= 2) && (size
!= 1)) || (count
== 0) || !buffer
) {
1044 LOG_ERROR("Bad arguments");
1045 return ERROR_COMMAND_SYNTAX_ERROR
;
1048 if (((size
== 4) && (address
& 0x3u
)) || ((size
== 2) && (address
& 0x1u
))) {
1049 LOG_ERROR("Can't handle unaligned memory access");
1050 return ERROR_TARGET_UNALIGNED_ACCESS
;
1053 /* or1k_read_memory with size 4/2 returns uint32_t/uint16_t in host */
1054 /* endianness, but byte array should represent target endianness */
1058 t
= malloc(count
* size
* sizeof(uint8_t));
1060 LOG_ERROR("Out of memory");
1067 int retval
= du_core
->or1k_jtag_read_memory(&or1k
->jtag
, address
,
1070 if (retval
== ERROR_OK
) {
1073 target_buffer_set_u32_array(target
, buffer
, count
, t
);
1076 target_buffer_set_u16_array(target
, buffer
, count
, t
);
1081 if ((size
> 1) && (t
!= NULL
))
1087 static int or1k_write_memory(struct target
*target
, uint32_t address
,
1088 uint32_t size
, uint32_t count
, const uint8_t *buffer
)
1090 struct or1k_common
*or1k
= target_to_or1k(target
);
1091 struct or1k_du
*du_core
= or1k_to_du(or1k
);
1093 LOG_DEBUG("Write memory at 0x%08" PRIx32
", size: %" PRIu32
", count: 0x%08" PRIx32
, address
, size
, count
);
1095 if (target
->state
!= TARGET_HALTED
) {
1096 LOG_WARNING("Target not halted");
1097 return ERROR_TARGET_NOT_HALTED
;
1100 /* Sanitize arguments */
1101 if (((size
!= 4) && (size
!= 2) && (size
!= 1)) || (count
== 0) || !buffer
) {
1102 LOG_ERROR("Bad arguments");
1103 return ERROR_COMMAND_SYNTAX_ERROR
;
1106 if (((size
== 4) && (address
& 0x3u
)) || ((size
== 2) && (address
& 0x1u
))) {
1107 LOG_ERROR("Can't handle unaligned memory access");
1108 return ERROR_TARGET_UNALIGNED_ACCESS
;
1111 /* or1k_write_memory with size 4/2 requires uint32_t/uint16_t in host */
1112 /* endianness, but byte array represents target endianness */
1116 t
= malloc(count
* size
* sizeof(uint8_t));
1118 LOG_ERROR("Out of memory");
1124 target_buffer_get_u32_array(target
, buffer
, count
, (uint32_t *)t
);
1127 target_buffer_get_u16_array(target
, buffer
, count
, (uint16_t *)t
);
1133 int retval
= du_core
->or1k_jtag_write_memory(&or1k
->jtag
, address
, size
, count
, buffer
);
1138 if (retval
!= ERROR_OK
)
1144 static int or1k_init_target(struct command_context
*cmd_ctx
,
1145 struct target
*target
)
1147 struct or1k_common
*or1k
= target_to_or1k(target
);
1148 struct or1k_du
*du_core
= or1k_to_du(or1k
);
1149 struct or1k_jtag
*jtag
= &or1k
->jtag
;
1151 if (du_core
== NULL
) {
1152 LOG_ERROR("No debug unit selected");
1156 if (jtag
->tap_ip
== NULL
) {
1157 LOG_ERROR("No tap selected");
1161 or1k
->jtag
.tap
= target
->tap
;
1162 or1k
->jtag
.or1k_jtag_inited
= 0;
1163 or1k
->jtag
.or1k_jtag_module_selected
= -1;
1165 or1k_build_reg_cache(target
);
1170 static int or1k_target_create(struct target
*target
, Jim_Interp
*interp
)
1172 if (target
->tap
== NULL
)
1175 struct or1k_common
*or1k
= calloc(1, sizeof(struct or1k_common
));
1177 target
->arch_info
= or1k
;
1179 or1k_create_reg_list(target
);
1181 or1k_tap_vjtag_register();
1182 or1k_tap_xilinx_bscan_register();
1183 or1k_tap_mohor_register();
1185 or1k_du_adv_register();
1190 static int or1k_examine(struct target
*target
)
1192 struct or1k_common
*or1k
= target_to_or1k(target
);
1193 struct or1k_du
*du_core
= or1k_to_du(or1k
);
1195 if (!target_was_examined(target
)) {
1197 target_set_examined(target
);
1201 int retval
= du_core
->or1k_is_cpu_running(&or1k
->jtag
, &running
);
1202 if (retval
!= ERROR_OK
) {
1203 LOG_ERROR("Couldn't read the CPU state");
1207 target
->state
= TARGET_RUNNING
;
1209 LOG_DEBUG("Target is halted");
1211 /* This is the first time we examine the target,
1212 * it is stalled and we don't know why. Let's
1213 * assume this is because of a debug reason.
1215 if (target
->state
== TARGET_UNKNOWN
)
1216 target
->debug_reason
= DBG_REASON_DBGRQ
;
1218 target
->state
= TARGET_HALTED
;
1226 static int or1k_arch_state(struct target
*target
)
1231 static int or1k_get_gdb_reg_list(struct target
*target
, struct reg
**reg_list
[],
1232 int *reg_list_size
, enum target_register_class reg_class
)
1234 struct or1k_common
*or1k
= target_to_or1k(target
);
1236 if (reg_class
== REG_CLASS_GENERAL
) {
1237 /* We will have this called whenever GDB connects. */
1238 int retval
= or1k_save_context(target
);
1239 if (retval
!= ERROR_OK
) {
1240 LOG_ERROR("Error while calling or1k_save_context");
1243 *reg_list_size
= OR1KNUMCOREREGS
;
1244 /* this is free()'d back in gdb_server.c's gdb_get_register_packet() */
1245 *reg_list
= malloc((*reg_list_size
) * sizeof(struct reg
*));
1247 for (int i
= 0; i
< OR1KNUMCOREREGS
; i
++)
1248 (*reg_list
)[i
] = &or1k
->core_cache
->reg_list
[i
];
1250 *reg_list_size
= or1k
->nb_regs
;
1251 *reg_list
= malloc((*reg_list_size
) * sizeof(struct reg
*));
1253 for (int i
= 0; i
< or1k
->nb_regs
; i
++)
1254 (*reg_list
)[i
] = &or1k
->core_cache
->reg_list
[i
];
1261 int or1k_get_gdb_fileio_info(struct target
*target
, struct gdb_fileio_info
*fileio_info
)
1266 static int or1k_checksum_memory(struct target
*target
, uint32_t address
,
1267 uint32_t count
, uint32_t *checksum
) {
1272 COMMAND_HANDLER(or1k_tap_select_command_handler
)
1274 struct target
*target
= get_current_target(CMD_CTX
);
1275 struct or1k_common
*or1k
= target_to_or1k(target
);
1276 struct or1k_jtag
*jtag
= &or1k
->jtag
;
1277 struct or1k_tap_ip
*or1k_tap
;
1280 return ERROR_COMMAND_SYNTAX_ERROR
;
1282 list_for_each_entry(or1k_tap
, &tap_list
, list
) {
1283 if (or1k_tap
->name
) {
1284 if (!strcmp(CMD_ARGV
[0], or1k_tap
->name
)) {
1285 jtag
->tap_ip
= or1k_tap
;
1286 LOG_INFO("%s tap selected", or1k_tap
->name
);
1292 LOG_ERROR("%s unknown, no tap selected", CMD_ARGV
[0]);
1293 return ERROR_COMMAND_SYNTAX_ERROR
;
1296 COMMAND_HANDLER(or1k_tap_list_command_handler
)
1298 struct or1k_tap_ip
*or1k_tap
;
1301 return ERROR_COMMAND_SYNTAX_ERROR
;
1303 list_for_each_entry(or1k_tap
, &tap_list
, list
) {
1305 command_print(CMD_CTX
, "%s", or1k_tap
->name
);
1311 COMMAND_HANDLER(or1k_du_select_command_handler
)
1313 struct target
*target
= get_current_target(CMD_CTX
);
1314 struct or1k_common
*or1k
= target_to_or1k(target
);
1315 struct or1k_jtag
*jtag
= &or1k
->jtag
;
1316 struct or1k_du
*or1k_du
;
1319 return ERROR_COMMAND_SYNTAX_ERROR
;
1321 list_for_each_entry(or1k_du
, &du_list
, list
) {
1322 if (or1k_du
->name
) {
1323 if (!strcmp(CMD_ARGV
[0], or1k_du
->name
)) {
1324 jtag
->du_core
= or1k_du
;
1325 LOG_INFO("%s debug unit selected", or1k_du
->name
);
1327 if (CMD_ARGC
== 2) {
1329 COMMAND_PARSE_NUMBER(int, CMD_ARGV
[1], options
);
1330 or1k_du
->options
= options
;
1331 LOG_INFO("Option %x is passed to %s debug unit"
1332 , options
, or1k_du
->name
);
1340 LOG_ERROR("%s unknown, no debug unit selected", CMD_ARGV
[0]);
1341 return ERROR_COMMAND_SYNTAX_ERROR
;
1344 COMMAND_HANDLER(or1k_du_list_command_handler
)
1346 struct or1k_du
*or1k_du
;
1349 return ERROR_COMMAND_SYNTAX_ERROR
;
1351 list_for_each_entry(or1k_du
, &du_list
, list
) {
1353 command_print(CMD_CTX
, "%s", or1k_du
->name
);
1359 COMMAND_HANDLER(or1k_addreg_command_handler
)
1361 struct target
*target
= get_current_target(CMD_CTX
);
1362 struct or1k_core_reg new_reg
;
1365 return ERROR_COMMAND_SYNTAX_ERROR
;
1367 new_reg
.target
= NULL
;
1368 new_reg
.or1k_common
= NULL
;
1371 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[1], addr
);
1373 new_reg
.name
= strdup(CMD_ARGV
[0]);
1374 new_reg
.spr_num
= addr
;
1375 new_reg
.feature
= strdup(CMD_ARGV
[2]);
1376 new_reg
.group
= strdup(CMD_ARGV
[3]);
1378 or1k_add_reg(target
, &new_reg
);
1380 LOG_DEBUG("Add reg \"%s\" @ 0x%08" PRIx32
", group \"%s\", feature \"%s\"",
1381 new_reg
.name
, addr
, new_reg
.group
, new_reg
.feature
);
1386 static const struct command_registration or1k_hw_ip_command_handlers
[] = {
1389 .handler
= or1k_tap_select_command_handler
,
1390 .mode
= COMMAND_ANY
,
1391 .usage
= "tap_select name",
1392 .help
= "Select the TAP core to use",
1396 .handler
= or1k_tap_list_command_handler
,
1397 .mode
= COMMAND_ANY
,
1398 .usage
= "tap_list",
1399 .help
= "Display available TAP core",
1403 .handler
= or1k_du_select_command_handler
,
1404 .mode
= COMMAND_ANY
,
1405 .usage
= "du_select name",
1406 .help
= "Select the Debug Unit core to use",
1410 .handler
= or1k_du_list_command_handler
,
1411 .mode
= COMMAND_ANY
,
1412 .usage
= "select_tap name",
1413 .help
= "Display available Debug Unit core",
1415 COMMAND_REGISTRATION_DONE
1418 static const struct command_registration or1k_reg_command_handlers
[] = {
1421 .handler
= or1k_addreg_command_handler
,
1422 .mode
= COMMAND_ANY
,
1423 .usage
= "addreg name addr feature group",
1424 .help
= "Add a register to the register list",
1426 COMMAND_REGISTRATION_DONE
1429 static const struct command_registration or1k_command_handlers
[] = {
1431 .chain
= or1k_reg_command_handlers
,
1434 .chain
= or1k_hw_ip_command_handlers
,
1436 COMMAND_REGISTRATION_DONE
1440 struct target_type or1k_target
= {
1444 .arch_state
= or1k_arch_state
,
1446 .target_request_data
= NULL
,
1449 .resume
= or1k_resume
,
1452 .assert_reset
= or1k_assert_reset
,
1453 .deassert_reset
= or1k_deassert_reset
,
1454 .soft_reset_halt
= or1k_soft_reset_halt
,
1456 .get_gdb_reg_list
= or1k_get_gdb_reg_list
,
1458 .read_memory
= or1k_read_memory
,
1459 .write_memory
= or1k_write_memory
,
1460 .checksum_memory
= or1k_checksum_memory
,
1462 .commands
= or1k_command_handlers
,
1463 .add_breakpoint
= or1k_add_breakpoint
,
1464 .remove_breakpoint
= or1k_remove_breakpoint
,
1465 .add_watchpoint
= or1k_add_watchpoint
,
1466 .remove_watchpoint
= or1k_remove_watchpoint
,
1468 .target_create
= or1k_target_create
,
1469 .init_target
= or1k_init_target
,
1470 .examine
= or1k_examine
,
1472 .get_gdb_fileio_info
= or1k_get_gdb_fileio_info
,