2 * include/linux/mmc/sh_mmcif.h
4 * platform data for eMMC driver
6 * Copyright (C) 2010 Renesas Solutions Corp.
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License.
14 #ifndef __SH_MMCIF_H__
15 #define __SH_MMCIF_H__
17 #include <linux/platform_device.h>
21 * MMCIF : CE_CLK_CTRL [19:16]
22 * 1000 : Peripheral clock / 512
23 * 0111 : Peripheral clock / 256
24 * 0110 : Peripheral clock / 128
25 * 0101 : Peripheral clock / 64
26 * 0100 : Peripheral clock / 32
27 * 0011 : Peripheral clock / 16
28 * 0010 : Peripheral clock / 8
29 * 0001 : Peripheral clock / 4
30 * 0000 : Peripheral clock / 2
31 * 1111 : Peripheral clock (sup_pclk set '1')
34 struct sh_mmcif_plat_data
{
35 void (*set_pwr
)(struct platform_device
*pdev
, int state
);
36 void (*down_pwr
)(struct platform_device
*pdev
);
37 u8 sup_pclk
; /* 1 :SH7757, 0: SH7724/SH7372 */
42 #define MMCIF_CE_CMD_SET 0x00000000
43 #define MMCIF_CE_ARG 0x00000008
44 #define MMCIF_CE_ARG_CMD12 0x0000000C
45 #define MMCIF_CE_CMD_CTRL 0x00000010
46 #define MMCIF_CE_BLOCK_SET 0x00000014
47 #define MMCIF_CE_CLK_CTRL 0x00000018
48 #define MMCIF_CE_BUF_ACC 0x0000001C
49 #define MMCIF_CE_RESP3 0x00000020
50 #define MMCIF_CE_RESP2 0x00000024
51 #define MMCIF_CE_RESP1 0x00000028
52 #define MMCIF_CE_RESP0 0x0000002C
53 #define MMCIF_CE_RESP_CMD12 0x00000030
54 #define MMCIF_CE_DATA 0x00000034
55 #define MMCIF_CE_INT 0x00000040
56 #define MMCIF_CE_INT_MASK 0x00000044
57 #define MMCIF_CE_HOST_STS1 0x00000048
58 #define MMCIF_CE_HOST_STS2 0x0000004C
59 #define MMCIF_CE_VERSION 0x0000007C
61 extern inline u32
sh_mmcif_readl(void __iomem
*addr
, int reg
)
63 return readl(addr
+ reg
);
66 extern inline void sh_mmcif_writel(void __iomem
*addr
, int reg
, u32 val
)
68 writel(val
, addr
+ reg
);
71 #define SH_MMCIF_BBS 512 /* boot block size */
73 extern inline void sh_mmcif_boot_cmd_send(void __iomem
*base
,
74 unsigned long cmd
, unsigned long arg
)
76 sh_mmcif_writel(base
, MMCIF_CE_INT
, 0);
77 sh_mmcif_writel(base
, MMCIF_CE_ARG
, arg
);
78 sh_mmcif_writel(base
, MMCIF_CE_CMD_SET
, cmd
);
81 extern inline int sh_mmcif_boot_cmd_poll(void __iomem
*base
, unsigned long mask
)
86 for (cnt
= 0; cnt
< 1000000; cnt
++) {
87 tmp
= sh_mmcif_readl(base
, MMCIF_CE_INT
);
89 sh_mmcif_writel(base
, MMCIF_CE_INT
, tmp
& ~mask
);
97 extern inline int sh_mmcif_boot_cmd(void __iomem
*base
,
98 unsigned long cmd
, unsigned long arg
)
100 sh_mmcif_boot_cmd_send(base
, cmd
, arg
);
101 return sh_mmcif_boot_cmd_poll(base
, 0x00010000);
104 extern inline int sh_mmcif_boot_do_read_single(void __iomem
*base
,
105 unsigned int block_nr
,
111 sh_mmcif_boot_cmd(base
, 0x0d400000, 0x00010000);
113 if (sh_mmcif_readl(base
, MMCIF_CE_RESP0
) != 0x0900)
117 sh_mmcif_boot_cmd(base
, 0x11480000, block_nr
* SH_MMCIF_BBS
);
118 if (sh_mmcif_boot_cmd_poll(base
, 0x00100000) < 0)
121 for (k
= 0; k
< (SH_MMCIF_BBS
/ 4); k
++)
122 buf
[k
] = sh_mmcif_readl(base
, MMCIF_CE_DATA
);
127 extern inline int sh_mmcif_boot_do_read(void __iomem
*base
,
128 unsigned long first_block
,
129 unsigned long nr_blocks
,
135 /* CMD16 - Set the block size */
136 sh_mmcif_boot_cmd(base
, 0x10400000, SH_MMCIF_BBS
);
138 for (k
= 0; !ret
&& k
< nr_blocks
; k
++)
139 ret
= sh_mmcif_boot_do_read_single(base
, first_block
+ k
,
140 buf
+ (k
* SH_MMCIF_BBS
));
145 extern inline void sh_mmcif_boot_init(void __iomem
*base
)
150 tmp
= sh_mmcif_readl(base
, MMCIF_CE_VERSION
);
151 sh_mmcif_writel(base
, MMCIF_CE_VERSION
, tmp
| 0x80000000);
152 sh_mmcif_writel(base
, MMCIF_CE_VERSION
, tmp
& ~0x80000000);
155 sh_mmcif_writel(base
, MMCIF_CE_BUF_ACC
, 0x00010000);
157 /* Set block size in MMCIF hardware */
158 sh_mmcif_writel(base
, MMCIF_CE_BLOCK_SET
, SH_MMCIF_BBS
);
160 /* Enable the clock, set it to Bus clock/256 (about 325Khz)*/
161 sh_mmcif_writel(base
, MMCIF_CE_CLK_CTRL
, 0x01072fff);
164 sh_mmcif_boot_cmd(base
, 0x00000040, 0);
168 sh_mmcif_boot_cmd(base
, 0x01405040, 0x40300000); /* CMD1 */
169 } while ((sh_mmcif_readl(base
, MMCIF_CE_RESP0
) & 0x80000000)
173 sh_mmcif_boot_cmd(base
, 0x02806040, 0);
175 /* CMD3 - Set card relative address */
176 sh_mmcif_boot_cmd(base
, 0x03400040, 0x00010000);
179 extern inline void sh_mmcif_boot_slurp(void __iomem
*base
,
181 unsigned long no_bytes
)
185 /* In data transfer mode: Set clock to Bus clock/4 (about 20Mhz) */
186 sh_mmcif_writel(base
, MMCIF_CE_CLK_CTRL
, 0x01012fff);
189 sh_mmcif_boot_cmd(base
, 0x09806000, 0x00010000);
191 /* CMD7 - Select the card */
192 sh_mmcif_boot_cmd(base
, 0x07400000, 0x00010000);
194 tmp
= no_bytes
/ SH_MMCIF_BBS
;
195 tmp
+= (no_bytes
% SH_MMCIF_BBS
) ? 1 : 0;
197 sh_mmcif_boot_do_read(base
, 512, tmp
, buf
);
200 #endif /* __SH_MMCIF_H__ */