?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
GUI: Fix Tomato RAF theme for all builds. Compilation typo.
[tomato.git] / release / src-rt-6.x.4708 / linux / linux-2.6.36 / drivers / scsi / qla2xxx / qla_def.h
blobd2a4e1530708add3659525948aec20ce13629f91
1 /*
2 * QLogic Fibre Channel HBA Driver
3 * Copyright (c) 2003-2010 QLogic Corporation
4 *
5 * See LICENSE.qla2xxx for copyright and licensing details.
6 */
7 #ifndef __QLA_DEF_H
8 #define __QLA_DEF_H
9
10 #include <linux/kernel.h>
11 #include <linux/init.h>
12 #include <linux/types.h>
13 #include <linux/module.h>
14 #include <linux/list.h>
15 #include <linux/pci.h>
16 #include <linux/dma-mapping.h>
17 #include <linux/sched.h>
18 #include <linux/slab.h>
19 #include <linux/dmapool.h>
20 #include <linux/mempool.h>
21 #include <linux/spinlock.h>
22 #include <linux/completion.h>
23 #include <linux/interrupt.h>
24 #include <linux/workqueue.h>
25 #include <linux/firmware.h>
26 #include <linux/aer.h>
27 #include <linux/mutex.h>
28
29 #include <scsi/scsi.h>
30 #include <scsi/scsi_host.h>
31 #include <scsi/scsi_device.h>
32 #include <scsi/scsi_cmnd.h>
33 #include <scsi/scsi_transport_fc.h>
34 #include <scsi/scsi_bsg_fc.h>
35
36 #include "qla_bsg.h"
37 #include "qla_nx.h"
38 #define QLA2XXX_DRIVER_NAME "qla2xxx"
39 #define QLA2XXX_APIDEV "ql2xapidev"
40
41 /*
42 * We have MAILBOX_REGISTER_COUNT sized arrays in a few places,
43 * but that's fine as we don't look at the last 24 ones for
44 * ISP2100 HBAs.
45 */
46 #define MAILBOX_REGISTER_COUNT_2100 8
47 #define MAILBOX_REGISTER_COUNT 32
48
49 #define QLA2200A_RISC_ROM_VER 4
50 #define FPM_2300 6
51 #define FPM_2310 7
52
53 #include "qla_settings.h"
54
55 /*
56 * Data bit definitions
57 */
58 #define BIT_0 0x1
59 #define BIT_1 0x2
60 #define BIT_2 0x4
61 #define BIT_3 0x8
62 #define BIT_4 0x10
63 #define BIT_5 0x20
64 #define BIT_6 0x40
65 #define BIT_7 0x80
66 #define BIT_8 0x100
67 #define BIT_9 0x200
68 #define BIT_10 0x400
69 #define BIT_11 0x800
70 #define BIT_12 0x1000
71 #define BIT_13 0x2000
72 #define BIT_14 0x4000
73 #define BIT_15 0x8000
74 #define BIT_16 0x10000
75 #define BIT_17 0x20000
76 #define BIT_18 0x40000
77 #define BIT_19 0x80000
78 #define BIT_20 0x100000
79 #define BIT_21 0x200000
80 #define BIT_22 0x400000
81 #define BIT_23 0x800000
82 #define BIT_24 0x1000000
83 #define BIT_25 0x2000000
84 #define BIT_26 0x4000000
85 #define BIT_27 0x8000000
86 #define BIT_28 0x10000000
87 #define BIT_29 0x20000000
88 #define BIT_30 0x40000000
89 #define BIT_31 0x80000000
90
91 #define LSB(x) ((uint8_t)(x))
92 #define MSB(x) ((uint8_t)((uint16_t)(x) >> 8))
93
94 #define LSW(x) ((uint16_t)(x))
95 #define MSW(x) ((uint16_t)((uint32_t)(x) >> 16))
96
97 #define LSD(x) ((uint32_t)((uint64_t)(x)))
98 #define MSD(x) ((uint32_t)((((uint64_t)(x)) >> 16) >> 16))
99
100 #define MAKE_HANDLE(x, y) ((uint32_t)((((uint32_t)(x)) << 16) | (uint32_t)(y)))
101
102 /*
103 * I/O register
104 */
105
106 #define RD_REG_BYTE(addr) readb(addr)
107 #define RD_REG_WORD(addr) readw(addr)
108 #define RD_REG_DWORD(addr) readl(addr)
109 #define RD_REG_BYTE_RELAXED(addr) readb_relaxed(addr)
110 #define RD_REG_WORD_RELAXED(addr) readw_relaxed(addr)
111 #define RD_REG_DWORD_RELAXED(addr) readl_relaxed(addr)
112 #define WRT_REG_BYTE(addr, data) writeb(data,addr)
113 #define WRT_REG_WORD(addr, data) writew(data,addr)
114 #define WRT_REG_DWORD(addr, data) writel(data,addr)
115
116 /*
117 * The ISP2312 v2 chip cannot access the FLASH/GPIO registers via MMIO in an
118 * 133Mhz slot.
119 */
120 #define RD_REG_WORD_PIO(addr) (inw((unsigned long)addr))
121 #define WRT_REG_WORD_PIO(addr, data) (outw(data,(unsigned long)addr))
122
123 /*
124 * Fibre Channel device definitions.
125 */
126 #define WWN_SIZE 8 /* Size of WWPN, WWN & WWNN */
127 #define MAX_FIBRE_DEVICES 512
128 #define MAX_FIBRE_LUNS 0xFFFF
129 #define MAX_RSCN_COUNT 32
130 #define MAX_HOST_COUNT 16
131
132 /*
133 * Host adapter default definitions.
134 */
135 #define MAX_BUSES 1 /* We only have one bus today */
136 #define MAX_TARGETS_2100 MAX_FIBRE_DEVICES
137 #define MAX_TARGETS_2200 MAX_FIBRE_DEVICES
138 #define MIN_LUNS 8
139 #define MAX_LUNS MAX_FIBRE_LUNS
140 #define MAX_CMDS_PER_LUN 255
141
142 /*
143 * Fibre Channel device definitions.
144 */
145 #define SNS_LAST_LOOP_ID_2100 0xfe
146 #define SNS_LAST_LOOP_ID_2300 0x7ff
147
148 #define LAST_LOCAL_LOOP_ID 0x7d
149 #define SNS_FL_PORT 0x7e
150 #define FABRIC_CONTROLLER 0x7f
151 #define SIMPLE_NAME_SERVER 0x80
152 #define SNS_FIRST_LOOP_ID 0x81
153 #define MANAGEMENT_SERVER 0xfe
154 #define BROADCAST 0xff
155
156 /*
157 * There is no correspondence between an N-PORT id and an AL_PA. Therefore the
158 * valid range of an N-PORT id is 0 through 0x7ef.
159 */
160 #define NPH_LAST_HANDLE 0x7ef
161 #define NPH_MGMT_SERVER 0x7fa /* FFFFFA */
162 #define NPH_SNS 0x7fc /* FFFFFC */
163 #define NPH_FABRIC_CONTROLLER 0x7fd /* FFFFFD */
164 #define NPH_F_PORT 0x7fe /* FFFFFE */
165 #define NPH_IP_BROADCAST 0x7ff /* FFFFFF */
166
167 #define MAX_CMDSZ 16 /* SCSI maximum CDB size. */
168 #include "qla_fw.h"
169
170 /*
171 * Timeout timer counts in seconds
172 */
173 #define PORT_RETRY_TIME 1
174 #define LOOP_DOWN_TIMEOUT 60
175 #define LOOP_DOWN_TIME 255 /* 240 */
176 #define LOOP_DOWN_RESET (LOOP_DOWN_TIME - 30)
177
178 /* Maximum outstanding commands in ISP queues (1-65535) */
179 #define MAX_OUTSTANDING_COMMANDS 1024
180
181 /* ISP request and response entry counts (37-65535) */
182 #define REQUEST_ENTRY_CNT_2100 128 /* Number of request entries. */
183 #define REQUEST_ENTRY_CNT_2200 2048 /* Number of request entries. */
184 #define REQUEST_ENTRY_CNT_24XX 2048 /* Number of request entries. */
185 #define RESPONSE_ENTRY_CNT_2100 64 /* Number of response entries.*/
186 #define RESPONSE_ENTRY_CNT_2300 512 /* Number of response entries.*/
187 #define RESPONSE_ENTRY_CNT_MQ 128 /* Number of response entries.*/
188
189 struct req_que;
190
191 /*
192 * (sd.h is not exported, hence local inclusion)
193 * Data Integrity Field tuple.
194 */
195 struct sd_dif_tuple {
196 __be16 guard_tag; /* Checksum */
197 __be16 app_tag; /* Opaque storage */
198 __be32 ref_tag; /* Target LBA or indirect LBA */
199 };
200
201 /*
202 * SCSI Request Block
203 */
204 typedef struct srb {
205 atomic_t ref_count;
206 struct fc_port *fcport;
207 uint32_t handle;
208
209 struct scsi_cmnd *cmd; /* Linux SCSI command pkt */
210
211 uint16_t flags;
212
213 uint32_t request_sense_length;
214 uint8_t *request_sense_ptr;
215
216 void *ctx;
217 } srb_t;
218
219 /*
220 * SRB flag definitions
221 */
222 #define SRB_DMA_VALID BIT_0 /* Command sent to ISP */
223 #define SRB_FCP_CMND_DMA_VALID BIT_12 /* DIF: DSD List valid */
224 #define SRB_CRC_CTX_DMA_VALID BIT_2 /* DIF: context DMA valid */
225 #define SRB_CRC_PROT_DMA_VALID BIT_4 /* DIF: prot DMA valid */
226 #define SRB_CRC_CTX_DSD_VALID BIT_5 /* DIF: dsd_list valid */
227
228 /* To identify if a srb is of T10-CRC type. @sp => srb_t pointer */
229 #define IS_PROT_IO(sp) (sp->flags & SRB_CRC_CTX_DSD_VALID)
230
231 /*
232 * SRB extensions.
233 */
234 struct srb_iocb {
235 union {
236 struct {
237 uint16_t flags;
238 #define SRB_LOGIN_RETRIED BIT_0
239 #define SRB_LOGIN_COND_PLOGI BIT_1
240 #define SRB_LOGIN_SKIP_PRLI BIT_2
241 uint16_t data[2];
242 } logio;
243 struct {
244 /*
245 * Values for flags field below are as
246 * defined in tsk_mgmt_entry struct
247 * for control_flags field in qla_fw.h.
248 */
249 uint32_t flags;
250 uint32_t lun;
251 uint32_t data;
252 } tmf;
253 } u;
254
255 struct timer_list timer;
256
257 void (*done)(srb_t *);
258 void (*free)(srb_t *);
259 void (*timeout)(srb_t *);
260 };
261
262 /* Values for srb_ctx type */
263 #define SRB_LOGIN_CMD 1
264 #define SRB_LOGOUT_CMD 2
265 #define SRB_ELS_CMD_RPT 3
266 #define SRB_ELS_CMD_HST 4
267 #define SRB_CT_CMD 5
268 #define SRB_ADISC_CMD 6
269 #define SRB_TM_CMD 7
270
271 struct srb_ctx {
272 uint16_t type;
273 char *name;
274 union {
275 struct srb_iocb *iocb_cmd;
276 struct fc_bsg_job *bsg_job;
277 } u;
278 };
279
280 struct msg_echo_lb {
281 dma_addr_t send_dma;
282 dma_addr_t rcv_dma;
283 uint16_t req_sg_cnt;
284 uint16_t rsp_sg_cnt;
285 uint16_t options;
286 uint32_t transfer_size;
287 };
288
289 /*
290 * ISP I/O Register Set structure definitions.
291 */
292 struct device_reg_2xxx {
293 uint16_t flash_address; /* Flash BIOS address */
294 uint16_t flash_data; /* Flash BIOS data */
295 uint16_t unused_1[1]; /* Gap */
296 uint16_t ctrl_status; /* Control/Status */
297 #define CSR_FLASH_64K_BANK BIT_3 /* Flash upper 64K bank select */
298 #define CSR_FLASH_ENABLE BIT_1 /* Flash BIOS Read/Write enable */
299 #define CSR_ISP_SOFT_RESET BIT_0 /* ISP soft reset */
300
301 uint16_t ictrl; /* Interrupt control */
302 #define ICR_EN_INT BIT_15 /* ISP enable interrupts. */
303 #define ICR_EN_RISC BIT_3 /* ISP enable RISC interrupts. */
304
305 uint16_t istatus; /* Interrupt status */
306 #define ISR_RISC_INT BIT_3 /* RISC interrupt */
307
308 uint16_t semaphore; /* Semaphore */
309 uint16_t nvram; /* NVRAM register. */
310 #define NVR_DESELECT 0
311 #define NVR_BUSY BIT_15
312 #define NVR_WRT_ENABLE BIT_14 /* Write enable */
313 #define NVR_PR_ENABLE BIT_13 /* Protection register enable */
314 #define NVR_DATA_IN BIT_3
315 #define NVR_DATA_OUT BIT_2
316 #define NVR_SELECT BIT_1
317 #define NVR_CLOCK BIT_0
318
319 #define NVR_WAIT_CNT 20000
320
321 union {
322 struct {
323 uint16_t mailbox0;
324 uint16_t mailbox1;
325 uint16_t mailbox2;
326 uint16_t mailbox3;
327 uint16_t mailbox4;
328 uint16_t mailbox5;
329 uint16_t mailbox6;
330 uint16_t mailbox7;
331 uint16_t unused_2[59]; /* Gap */
332 } __attribute__((packed)) isp2100;
333 struct {
334 /* Request Queue */
335 uint16_t req_q_in; /* In-Pointer */
336 uint16_t req_q_out; /* Out-Pointer */
337 /* Response Queue */
338 uint16_t rsp_q_in; /* In-Pointer */
339 uint16_t rsp_q_out; /* Out-Pointer */
340
341 /* RISC to Host Status */
342 uint32_t host_status;
343 #define HSR_RISC_INT BIT_15 /* RISC interrupt */
344 #define HSR_RISC_PAUSED BIT_8 /* RISC Paused */
345
346 /* Host to Host Semaphore */
347 uint16_t host_semaphore;
348 uint16_t unused_3[17]; /* Gap */
349 uint16_t mailbox0;
350 uint16_t mailbox1;
351 uint16_t mailbox2;
352 uint16_t mailbox3;
353 uint16_t mailbox4;
354 uint16_t mailbox5;
355 uint16_t mailbox6;
356 uint16_t mailbox7;
357 uint16_t mailbox8;
358 uint16_t mailbox9;
359 uint16_t mailbox10;
360 uint16_t mailbox11;
361 uint16_t mailbox12;
362 uint16_t mailbox13;
363 uint16_t mailbox14;
364 uint16_t mailbox15;
365 uint16_t mailbox16;
366 uint16_t mailbox17;
367 uint16_t mailbox18;
368 uint16_t mailbox19;
369 uint16_t mailbox20;
370 uint16_t mailbox21;
371 uint16_t mailbox22;
372 uint16_t mailbox23;
373 uint16_t mailbox24;
374 uint16_t mailbox25;
375 uint16_t mailbox26;
376 uint16_t mailbox27;
377 uint16_t mailbox28;
378 uint16_t mailbox29;
379 uint16_t mailbox30;
380 uint16_t mailbox31;
381 uint16_t fb_cmd;
382 uint16_t unused_4[10]; /* Gap */
383 } __attribute__((packed)) isp2300;
384 } u;
385
386 uint16_t fpm_diag_config;
387 uint16_t unused_5[0x4]; /* Gap */
388 uint16_t risc_hw;
389 uint16_t unused_5_1; /* Gap */
390 uint16_t pcr; /* Processor Control Register. */
391 uint16_t unused_6[0x5]; /* Gap */
392 uint16_t mctr; /* Memory Configuration and Timing. */
393 uint16_t unused_7[0x3]; /* Gap */
394 uint16_t fb_cmd_2100; /* Unused on 23XX */
395 uint16_t unused_8[0x3]; /* Gap */
396 uint16_t hccr; /* Host command & control register. */
397 #define HCCR_HOST_INT BIT_7 /* Host interrupt bit */
398 #define HCCR_RISC_PAUSE BIT_5 /* Pause mode bit */
399 /* HCCR commands */
400 #define HCCR_RESET_RISC 0x1000 /* Reset RISC */
401 #define HCCR_PAUSE_RISC 0x2000 /* Pause RISC */
402 #define HCCR_RELEASE_RISC 0x3000 /* Release RISC from reset. */
403 #define HCCR_SET_HOST_INT 0x5000 /* Set host interrupt */
404 #define HCCR_CLR_HOST_INT 0x6000 /* Clear HOST interrupt */
405 #define HCCR_CLR_RISC_INT 0x7000 /* Clear RISC interrupt */
406 #define HCCR_DISABLE_PARITY_PAUSE 0x4001 /* Disable parity error RISC pause. */
407 #define HCCR_ENABLE_PARITY 0xA000 /* Enable PARITY interrupt */
408
409 uint16_t unused_9[5]; /* Gap */
410 uint16_t gpiod; /* GPIO Data register. */
411 uint16_t gpioe; /* GPIO Enable register. */
412 #define GPIO_LED_MASK 0x00C0
413 #define GPIO_LED_GREEN_OFF_AMBER_OFF 0x0000
414 #define GPIO_LED_GREEN_ON_AMBER_OFF 0x0040
415 #define GPIO_LED_GREEN_OFF_AMBER_ON 0x0080
416 #define GPIO_LED_GREEN_ON_AMBER_ON 0x00C0
417 #define GPIO_LED_ALL_OFF 0x0000
418 #define GPIO_LED_RED_ON_OTHER_OFF 0x0001 /* isp2322 */
419 #define GPIO_LED_RGA_ON 0x00C1 /* isp2322: red green amber */
420
421 union {
422 struct {
423 uint16_t unused_10[8]; /* Gap */
424 uint16_t mailbox8;
425 uint16_t mailbox9;
426 uint16_t mailbox10;
427 uint16_t mailbox11;
428 uint16_t mailbox12;
429 uint16_t mailbox13;
430 uint16_t mailbox14;
431 uint16_t mailbox15;
432 uint16_t mailbox16;
433 uint16_t mailbox17;
434 uint16_t mailbox18;
435 uint16_t mailbox19;
436 uint16_t mailbox20;
437 uint16_t mailbox21;
438 uint16_t mailbox22;
439 uint16_t mailbox23; /* Also probe reg. */
440 } __attribute__((packed)) isp2200;
441 } u_end;
442 };
443
444 struct device_reg_25xxmq {
445 uint32_t req_q_in;
446 uint32_t req_q_out;
447 uint32_t rsp_q_in;
448 uint32_t rsp_q_out;
449 };
450
451 typedef union {
452 struct device_reg_2xxx isp;
453 struct device_reg_24xx isp24;
454 struct device_reg_25xxmq isp25mq;
455 struct device_reg_82xx isp82;
456 } device_reg_t;
457
458 #define ISP_REQ_Q_IN(ha, reg) \
459 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
460 &(reg)->u.isp2100.mailbox4 : \
461 &(reg)->u.isp2300.req_q_in)
462 #define ISP_REQ_Q_OUT(ha, reg) \
463 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
464 &(reg)->u.isp2100.mailbox4 : \
465 &(reg)->u.isp2300.req_q_out)
466 #define ISP_RSP_Q_IN(ha, reg) \
467 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
468 &(reg)->u.isp2100.mailbox5 : \
469 &(reg)->u.isp2300.rsp_q_in)
470 #define ISP_RSP_Q_OUT(ha, reg) \
471 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
472 &(reg)->u.isp2100.mailbox5 : \
473 &(reg)->u.isp2300.rsp_q_out)
474
475 #define MAILBOX_REG(ha, reg, num) \
476 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
477 (num < 8 ? \
478 &(reg)->u.isp2100.mailbox0 + (num) : \
479 &(reg)->u_end.isp2200.mailbox8 + (num) - 8) : \
480 &(reg)->u.isp2300.mailbox0 + (num))
481 #define RD_MAILBOX_REG(ha, reg, num) \
482 RD_REG_WORD(MAILBOX_REG(ha, reg, num))
483 #define WRT_MAILBOX_REG(ha, reg, num, data) \
484 WRT_REG_WORD(MAILBOX_REG(ha, reg, num), data)
485
486 #define FB_CMD_REG(ha, reg) \
487 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
488 &(reg)->fb_cmd_2100 : \
489 &(reg)->u.isp2300.fb_cmd)
490 #define RD_FB_CMD_REG(ha, reg) \
491 RD_REG_WORD(FB_CMD_REG(ha, reg))
492 #define WRT_FB_CMD_REG(ha, reg, data) \
493 WRT_REG_WORD(FB_CMD_REG(ha, reg), data)
494
495 typedef struct {
496 uint32_t out_mb; /* outbound from driver */
497 uint32_t in_mb; /* Incoming from RISC */
498 uint16_t mb[MAILBOX_REGISTER_COUNT];
499 long buf_size;
500 void *bufp;
501 uint32_t tov;
502 uint8_t flags;
503 #define MBX_DMA_IN BIT_0
504 #define MBX_DMA_OUT BIT_1
505 #define IOCTL_CMD BIT_2
506 } mbx_cmd_t;
507
508 #define MBX_TOV_SECONDS 30
509
510 /*
511 * ISP product identification definitions in mailboxes after reset.
512 */
513 #define PROD_ID_1 0x4953
514 #define PROD_ID_2 0x0000
515 #define PROD_ID_2a 0x5020
516 #define PROD_ID_3 0x2020
517
518 /*
519 * ISP mailbox Self-Test status codes
520 */
521 #define MBS_FRM_ALIVE 0 /* Firmware Alive. */
522 #define MBS_CHKSUM_ERR 1 /* Checksum Error. */
523 #define MBS_BUSY 4 /* Busy. */
524
525 /*
526 * ISP mailbox command complete status codes
527 */
528 #define MBS_COMMAND_COMPLETE 0x4000
529 #define MBS_INVALID_COMMAND 0x4001
530 #define MBS_HOST_INTERFACE_ERROR 0x4002
531 #define MBS_TEST_FAILED 0x4003
532 #define MBS_COMMAND_ERROR 0x4005
533 #define MBS_COMMAND_PARAMETER_ERROR 0x4006
534 #define MBS_PORT_ID_USED 0x4007
535 #define MBS_LOOP_ID_USED 0x4008
536 #define MBS_ALL_IDS_IN_USE 0x4009
537 #define MBS_NOT_LOGGED_IN 0x400A
538 #define MBS_LINK_DOWN_ERROR 0x400B
539 #define MBS_DIAG_ECHO_TEST_ERROR 0x400C
540
541 /*
542 * ISP mailbox asynchronous event status codes
543 */
544 #define MBA_ASYNC_EVENT 0x8000 /* Asynchronous event. */
545 #define MBA_RESET 0x8001 /* Reset Detected. */
546 #define MBA_SYSTEM_ERR 0x8002 /* System Error. */
547 #define MBA_REQ_TRANSFER_ERR 0x8003 /* Request Transfer Error. */
548 #define MBA_RSP_TRANSFER_ERR 0x8004 /* Response Transfer Error. */
549 #define MBA_WAKEUP_THRES 0x8005 /* Request Queue Wake-up. */
550 #define MBA_LIP_OCCURRED 0x8010 /* Loop Initialization Procedure */
551 /* occurred. */
552 #define MBA_LOOP_UP 0x8011 /* FC Loop UP. */
553 #define MBA_LOOP_DOWN 0x8012 /* FC Loop Down. */
554 #define MBA_LIP_RESET 0x8013 /* LIP reset occurred. */
555 #define MBA_PORT_UPDATE 0x8014 /* Port Database update. */
556 #define MBA_RSCN_UPDATE 0x8015 /* Register State Chg Notification. */
557 #define MBA_LIP_F8 0x8016 /* Received a LIP F8. */
558 #define MBA_LOOP_INIT_ERR 0x8017 /* Loop Initialization Error. */
559 #define MBA_FABRIC_AUTH_REQ 0x801b /* Fabric Authentication Required. */
560 #define MBA_SCSI_COMPLETION 0x8020 /* SCSI Command Complete. */
561 #define MBA_CTIO_COMPLETION 0x8021 /* CTIO Complete. */
562 #define MBA_IP_COMPLETION 0x8022 /* IP Transmit Command Complete. */
563 #define MBA_IP_RECEIVE 0x8023 /* IP Received. */
564 #define MBA_IP_BROADCAST 0x8024 /* IP Broadcast Received. */
565 #define MBA_IP_LOW_WATER_MARK 0x8025 /* IP Low Water Mark reached. */
566 #define MBA_IP_RCV_BUFFER_EMPTY 0x8026 /* IP receive buffer queue empty. */
567 #define MBA_IP_HDR_DATA_SPLIT 0x8027 /* IP header/data splitting feature */
568 /* used. */
569 #define MBA_TRACE_NOTIFICATION 0x8028 /* Trace/Diagnostic notification. */
570 #define MBA_POINT_TO_POINT 0x8030 /* Point to point mode. */
571 #define MBA_CMPLT_1_16BIT 0x8031 /* Completion 1 16bit IOSB. */
572 #define MBA_CMPLT_2_16BIT 0x8032 /* Completion 2 16bit IOSB. */
573 #define MBA_CMPLT_3_16BIT 0x8033 /* Completion 3 16bit IOSB. */
574 #define MBA_CMPLT_4_16BIT 0x8034 /* Completion 4 16bit IOSB. */
575 #define MBA_CMPLT_5_16BIT 0x8035 /* Completion 5 16bit IOSB. */
576 #define MBA_CHG_IN_CONNECTION 0x8036 /* Change in connection mode. */
577 #define MBA_RIO_RESPONSE 0x8040 /* RIO response queue update. */
578 #define MBA_ZIO_RESPONSE 0x8040 /* ZIO response queue update. */
579 #define MBA_CMPLT_2_32BIT 0x8042 /* Completion 2 32bit IOSB. */
580 #define MBA_BYPASS_NOTIFICATION 0x8043 /* Auto bypass notification. */
581 #define MBA_DISCARD_RND_FRAME 0x8048 /* discard RND frame due to error. */
582 #define MBA_REJECTED_FCP_CMD 0x8049 /* rejected FCP_CMD. */
583
584 /* ISP mailbox loopback echo diagnostic error code */
585 #define MBS_LB_RESET 0x17
586 /*
587 * Firmware options 1, 2, 3.
588 */
589 #define FO1_AE_ON_LIPF8 BIT_0
590 #define FO1_AE_ALL_LIP_RESET BIT_1
591 #define FO1_CTIO_RETRY BIT_3
592 #define FO1_DISABLE_LIP_F7_SW BIT_4
593 #define FO1_DISABLE_100MS_LOS_WAIT BIT_5
594 #define FO1_DISABLE_GPIO6_7 BIT_6 /* LED bits */
595 #define FO1_AE_ON_LOOP_INIT_ERR BIT_7
596 #define FO1_SET_EMPHASIS_SWING BIT_8
597 #define FO1_AE_AUTO_BYPASS BIT_9
598 #define FO1_ENABLE_PURE_IOCB BIT_10
599 #define FO1_AE_PLOGI_RJT BIT_11
600 #define FO1_ENABLE_ABORT_SEQUENCE BIT_12
601 #define FO1_AE_QUEUE_FULL BIT_13
602
603 #define FO2_ENABLE_ATIO_TYPE_3 BIT_0
604 #define FO2_REV_LOOPBACK BIT_1
605
606 #define FO3_ENABLE_EMERG_IOCB BIT_0
607 #define FO3_AE_RND_ERROR BIT_1
608
609 /* 24XX additional firmware options */
610 #define ADD_FO_COUNT 3
611 #define ADD_FO1_DISABLE_GPIO_LED_CTRL BIT_6 /* LED bits */
612 #define ADD_FO1_ENABLE_PUREX_IOCB BIT_10
613
614 #define ADD_FO2_ENABLE_SEL_CLS2 BIT_5
615
616 #define ADD_FO3_NO_ABT_ON_LINK_DOWN BIT_14
617
618 /*
619 * ISP mailbox commands
620 */
621 #define MBC_LOAD_RAM 1 /* Load RAM. */
622 #define MBC_EXECUTE_FIRMWARE 2 /* Execute firmware. */
623 #define MBC_WRITE_RAM_WORD 4 /* Write RAM word. */
624 #define MBC_READ_RAM_WORD 5 /* Read RAM word. */
625 #define MBC_MAILBOX_REGISTER_TEST 6 /* Wrap incoming mailboxes */
626 #define MBC_VERIFY_CHECKSUM 7 /* Verify checksum. */
627 #define MBC_GET_FIRMWARE_VERSION 8 /* Get firmware revision. */
628 #define MBC_LOAD_RISC_RAM 9 /* Load RAM command. */
629 #define MBC_DUMP_RISC_RAM 0xa /* Dump RAM command. */
630 #define MBC_LOAD_RISC_RAM_EXTENDED 0xb /* Load RAM extended. */
631 #define MBC_DUMP_RISC_RAM_EXTENDED 0xc /* Dump RAM extended. */
632 #define MBC_WRITE_RAM_WORD_EXTENDED 0xd /* Write RAM word extended */
633 #define MBC_READ_RAM_EXTENDED 0xf /* Read RAM extended. */
634 #define MBC_IOCB_COMMAND 0x12 /* Execute IOCB command. */
635 #define MBC_STOP_FIRMWARE 0x14 /* Stop firmware. */
636 #define MBC_ABORT_COMMAND 0x15 /* Abort IOCB command. */
637 #define MBC_ABORT_DEVICE 0x16 /* Abort device (ID/LUN). */
638 #define MBC_ABORT_TARGET 0x17 /* Abort target (ID). */
639 #define MBC_RESET 0x18 /* Reset. */
640 #define MBC_GET_ADAPTER_LOOP_ID 0x20 /* Get loop id of ISP2200. */
641 #define MBC_GET_RETRY_COUNT 0x22 /* Get f/w retry cnt/delay. */
642 #define MBC_DISABLE_VI 0x24 /* Disable VI operation. */
643 #define MBC_ENABLE_VI 0x25 /* Enable VI operation. */
644 #define MBC_GET_FIRMWARE_OPTION 0x28 /* Get Firmware Options. */
645 #define MBC_SET_FIRMWARE_OPTION 0x38 /* Set Firmware Options. */
646 #define MBC_LOOP_PORT_BYPASS 0x40 /* Loop Port Bypass. */
647 #define MBC_LOOP_PORT_ENABLE 0x41 /* Loop Port Enable. */
648 #define MBC_GET_RESOURCE_COUNTS 0x42 /* Get Resource Counts. */
649 #define MBC_NON_PARTICIPATE 0x43 /* Non-Participating Mode. */
650 #define MBC_DIAGNOSTIC_ECHO 0x44 /* Diagnostic echo. */
651 #define MBC_DIAGNOSTIC_LOOP_BACK 0x45 /* Diagnostic loop back. */
652 #define MBC_ONLINE_SELF_TEST 0x46 /* Online self-test. */
653 #define MBC_ENHANCED_GET_PORT_DATABASE 0x47 /* Get port database + login */
654 #define MBC_RESET_LINK_STATUS 0x52 /* Reset Link Error Status */
655 #define MBC_IOCB_COMMAND_A64 0x54 /* Execute IOCB command (64) */
656 #define MBC_SEND_RNID_ELS 0x57 /* Send RNID ELS request */
657 #define MBC_SET_RNID_PARAMS 0x59 /* Set RNID parameters */
658 #define MBC_GET_RNID_PARAMS 0x5a /* Data Rate */
659 #define MBC_DATA_RATE 0x5d /* Get RNID parameters */
660 #define MBC_INITIALIZE_FIRMWARE 0x60 /* Initialize firmware */
661 #define MBC_INITIATE_LIP 0x62 /* Initiate Loop */
662 /* Initialization Procedure */
663 #define MBC_GET_FC_AL_POSITION_MAP 0x63 /* Get FC_AL Position Map. */
664 #define MBC_GET_PORT_DATABASE 0x64 /* Get Port Database. */
665 #define MBC_CLEAR_ACA 0x65 /* Clear ACA. */
666 #define MBC_TARGET_RESET 0x66 /* Target Reset. */
667 #define MBC_CLEAR_TASK_SET 0x67 /* Clear Task Set. */
668 #define MBC_ABORT_TASK_SET 0x68 /* Abort Task Set. */
669 #define MBC_GET_FIRMWARE_STATE 0x69 /* Get firmware state. */
670 #define MBC_GET_PORT_NAME 0x6a /* Get port name. */
671 #define MBC_GET_LINK_STATUS 0x6b /* Get port link status. */
672 #define MBC_LIP_RESET 0x6c /* LIP reset. */
673 #define MBC_SEND_SNS_COMMAND 0x6e /* Send Simple Name Server */
674 /* commandd. */
675 #define MBC_LOGIN_FABRIC_PORT 0x6f /* Login fabric port. */
676 #define MBC_SEND_CHANGE_REQUEST 0x70 /* Send Change Request. */
677 #define MBC_LOGOUT_FABRIC_PORT 0x71 /* Logout fabric port. */
678 #define MBC_LIP_FULL_LOGIN 0x72 /* Full login LIP. */
679 #define MBC_LOGIN_LOOP_PORT 0x74 /* Login Loop Port. */
680 #define MBC_PORT_NODE_NAME_LIST 0x75 /* Get port/node name list. */
681 #define MBC_INITIALIZE_RECEIVE_QUEUE 0x77 /* Initialize receive queue */
682 #define MBC_UNLOAD_IP 0x79 /* Shutdown IP */
683 #define MBC_GET_ID_LIST 0x7C /* Get Port ID list. */
684 #define MBC_SEND_LFA_COMMAND 0x7D /* Send Loop Fabric Address */
685 #define MBC_LUN_RESET 0x7E /* Send LUN reset */
686
687 /*
688 * ISP24xx mailbox commands
689 */
690 #define MBC_SERDES_PARAMS 0x10 /* Serdes Tx Parameters. */
691 #define MBC_GET_IOCB_STATUS 0x12 /* Get IOCB status command. */
692 #define MBC_PORT_PARAMS 0x1A /* Port iDMA Parameters. */
693 #define MBC_GET_TIMEOUT_PARAMS 0x22 /* Get FW timeouts. */
694 #define MBC_TRACE_CONTROL 0x27 /* Trace control command. */
695 #define MBC_GEN_SYSTEM_ERROR 0x2a /* Generate System Error. */
696 #define MBC_WRITE_SFP 0x30 /* Write SFP Data. */
697 #define MBC_READ_SFP 0x31 /* Read SFP Data. */
698 #define MBC_SET_TIMEOUT_PARAMS 0x32 /* Set FW timeouts. */
699 #define MBC_MID_INITIALIZE_FIRMWARE 0x48 /* MID Initialize firmware. */
700 #define MBC_MID_GET_VP_DATABASE 0x49 /* MID Get VP Database. */
701 #define MBC_MID_GET_VP_ENTRY 0x4a /* MID Get VP Entry. */
702 #define MBC_HOST_MEMORY_COPY 0x53 /* Host Memory Copy. */
703 #define MBC_SEND_RNFT_ELS 0x5e /* Send RNFT ELS request */
704 #define MBC_GET_LINK_PRIV_STATS 0x6d /* Get link & private data. */
705 #define MBC_SET_VENDOR_ID 0x76 /* Set Vendor ID. */
706 #define MBC_SET_PORT_CONFIG 0x122 /* Set port configuration */
707 #define MBC_GET_PORT_CONFIG 0x123 /* Get port configuration */
708
709 /* Firmware return data sizes */
710 #define FCAL_MAP_SIZE 128
711
712 /* Mailbox bit definitions for out_mb and in_mb */
713 #define MBX_31 BIT_31
714 #define MBX_30 BIT_30
715 #define MBX_29 BIT_29
716 #define MBX_28 BIT_28
717 #define MBX_27 BIT_27
718 #define MBX_26 BIT_26
719 #define MBX_25 BIT_25
720 #define MBX_24 BIT_24
721 #define MBX_23 BIT_23
722 #define MBX_22 BIT_22
723 #define MBX_21 BIT_21
724 #define MBX_20 BIT_20
725 #define MBX_19 BIT_19
726 #define MBX_18 BIT_18
727 #define MBX_17 BIT_17
728 #define MBX_16 BIT_16
729 #define MBX_15 BIT_15
730 #define MBX_14 BIT_14
731 #define MBX_13 BIT_13
732 #define MBX_12 BIT_12
733 #define MBX_11 BIT_11
734 #define MBX_10 BIT_10
735 #define MBX_9 BIT_9
736 #define MBX_8 BIT_8
737 #define MBX_7 BIT_7
738 #define MBX_6 BIT_6
739 #define MBX_5 BIT_5
740 #define MBX_4 BIT_4
741 #define MBX_3 BIT_3
742 #define MBX_2 BIT_2
743 #define MBX_1 BIT_1
744 #define MBX_0 BIT_0
745
746 /*
747 * Firmware state codes from get firmware state mailbox command
748 */
749 #define FSTATE_CONFIG_WAIT 0
750 #define FSTATE_WAIT_AL_PA 1
751 #define FSTATE_WAIT_LOGIN 2
752 #define FSTATE_READY 3
753 #define FSTATE_LOSS_OF_SYNC 4
754 #define FSTATE_ERROR 5
755 #define FSTATE_REINIT 6
756 #define FSTATE_NON_PART 7
757
758 #define FSTATE_CONFIG_CORRECT 0
759 #define FSTATE_P2P_RCV_LIP 1
760 #define FSTATE_P2P_CHOOSE_LOOP 2
761 #define FSTATE_P2P_RCV_UNIDEN_LIP 3
762 #define FSTATE_FATAL_ERROR 4
763 #define FSTATE_LOOP_BACK_CONN 5
764
765 /*
766 * Port Database structure definition
767 * Little endian except where noted.
768 */
769 #define PORT_DATABASE_SIZE 128 /* bytes */
770 typedef struct {
771 uint8_t options;
772 uint8_t control;
773 uint8_t master_state;
774 uint8_t slave_state;
775 uint8_t reserved[2];
776 uint8_t hard_address;
777 uint8_t reserved_1;
778 uint8_t port_id[4];
779 uint8_t node_name[WWN_SIZE];
780 uint8_t port_name[WWN_SIZE];
781 uint16_t execution_throttle;
782 uint16_t execution_count;
783 uint8_t reset_count;
784 uint8_t reserved_2;
785 uint16_t resource_allocation;
786 uint16_t current_allocation;
787 uint16_t queue_head;
788 uint16_t queue_tail;
789 uint16_t transmit_execution_list_next;
790 uint16_t transmit_execution_list_previous;
791 uint16_t common_features;
792 uint16_t total_concurrent_sequences;
793 uint16_t RO_by_information_category;
794 uint8_t recipient;
795 uint8_t initiator;
796 uint16_t receive_data_size;
797 uint16_t concurrent_sequences;
798 uint16_t open_sequences_per_exchange;
799 uint16_t lun_abort_flags;
800 uint16_t lun_stop_flags;
801 uint16_t stop_queue_head;
802 uint16_t stop_queue_tail;
803 uint16_t port_retry_timer;
804 uint16_t next_sequence_id;
805 uint16_t frame_count;
806 uint16_t PRLI_payload_length;
807 uint8_t prli_svc_param_word_0[2]; /* Big endian */
808 /* Bits 15-0 of word 0 */
809 uint8_t prli_svc_param_word_3[2]; /* Big endian */
810 /* Bits 15-0 of word 3 */
811 uint16_t loop_id;
812 uint16_t extended_lun_info_list_pointer;
813 uint16_t extended_lun_stop_list_pointer;
814 } port_database_t;
815
816 /*
817 * Port database slave/master states
818 */
819 #define PD_STATE_DISCOVERY 0
820 #define PD_STATE_WAIT_DISCOVERY_ACK 1
821 #define PD_STATE_PORT_LOGIN 2
822 #define PD_STATE_WAIT_PORT_LOGIN_ACK 3
823 #define PD_STATE_PROCESS_LOGIN 4
824 #define PD_STATE_WAIT_PROCESS_LOGIN_ACK 5
825 #define PD_STATE_PORT_LOGGED_IN 6
826 #define PD_STATE_PORT_UNAVAILABLE 7
827 #define PD_STATE_PROCESS_LOGOUT 8
828 #define PD_STATE_WAIT_PROCESS_LOGOUT_ACK 9
829 #define PD_STATE_PORT_LOGOUT 10
830 #define PD_STATE_WAIT_PORT_LOGOUT_ACK 11
831
832
833 #define QLA_ZIO_MODE_6 (BIT_2 | BIT_1)
834 #define QLA_ZIO_DISABLED 0
835 #define QLA_ZIO_DEFAULT_TIMER 2
836
837 /*
838 * ISP Initialization Control Block.
839 * Little endian except where noted.
840 */
841 #define ICB_VERSION 1
842 typedef struct {
843 uint8_t version;
844 uint8_t reserved_1;
845
846 /*
847 * LSB BIT 0 = Enable Hard Loop Id
848 * LSB BIT 1 = Enable Fairness
849 * LSB BIT 2 = Enable Full-Duplex
850 * LSB BIT 3 = Enable Fast Posting
851 * LSB BIT 4 = Enable Target Mode
852 * LSB BIT 5 = Disable Initiator Mode
853 * LSB BIT 6 = Enable ADISC
854 * LSB BIT 7 = Enable Target Inquiry Data
855 *
856 * MSB BIT 0 = Enable PDBC Notify
857 * MSB BIT 1 = Non Participating LIP
858 * MSB BIT 2 = Descending Loop ID Search
859 * MSB BIT 3 = Acquire Loop ID in LIPA
860 * MSB BIT 4 = Stop PortQ on Full Status
861 * MSB BIT 5 = Full Login after LIP
862 * MSB BIT 6 = Node Name Option
863 * MSB BIT 7 = Ext IFWCB enable bit
864 */
865 uint8_t firmware_options[2];
866
867 uint16_t frame_payload_size;
868 uint16_t max_iocb_allocation;
869 uint16_t execution_throttle;
870 uint8_t retry_count;
871 uint8_t retry_delay; /* unused */
872 uint8_t port_name[WWN_SIZE]; /* Big endian. */
873 uint16_t hard_address;
874 uint8_t inquiry_data;
875 uint8_t login_timeout;
876 uint8_t node_name[WWN_SIZE]; /* Big endian. */
877
878 uint16_t request_q_outpointer;
879 uint16_t response_q_inpointer;
880 uint16_t request_q_length;
881 uint16_t response_q_length;
882 uint32_t request_q_address[2];
883 uint32_t response_q_address[2];
884
885 uint16_t lun_enables;
886 uint8_t command_resource_count;
887 uint8_t immediate_notify_resource_count;
888 uint16_t timeout;
889 uint8_t reserved_2[2];
890
891 /*
892 * LSB BIT 0 = Timer Operation mode bit 0
893 * LSB BIT 1 = Timer Operation mode bit 1
894 * LSB BIT 2 = Timer Operation mode bit 2
895 * LSB BIT 3 = Timer Operation mode bit 3
896 * LSB BIT 4 = Init Config Mode bit 0
897 * LSB BIT 5 = Init Config Mode bit 1
898 * LSB BIT 6 = Init Config Mode bit 2
899 * LSB BIT 7 = Enable Non part on LIHA failure
900 *
901 * MSB BIT 0 = Enable class 2
902 * MSB BIT 1 = Enable ACK0
903 * MSB BIT 2 =
904 * MSB BIT 3 =
905 * MSB BIT 4 = FC Tape Enable
906 * MSB BIT 5 = Enable FC Confirm
907 * MSB BIT 6 = Enable command queuing in target mode
908 * MSB BIT 7 = No Logo On Link Down
909 */
910 uint8_t add_firmware_options[2];
911
912 uint8_t response_accumulation_timer;
913 uint8_t interrupt_delay_timer;
914
915 /*
916 * LSB BIT 0 = Enable Read xfr_rdy
917 * LSB BIT 1 = Soft ID only
918 * LSB BIT 2 =
919 * LSB BIT 3 =
920 * LSB BIT 4 = FCP RSP Payload [0]
921 * LSB BIT 5 = FCP RSP Payload [1] / Sbus enable - 2200
922 * LSB BIT 6 = Enable Out-of-Order frame handling
923 * LSB BIT 7 = Disable Automatic PLOGI on Local Loop
924 *
925 * MSB BIT 0 = Sbus enable - 2300
926 * MSB BIT 1 =
927 * MSB BIT 2 =
928 * MSB BIT 3 =
929 * MSB BIT 4 = LED mode
930 * MSB BIT 5 = enable 50 ohm termination
931 * MSB BIT 6 = Data Rate (2300 only)
932 * MSB BIT 7 = Data Rate (2300 only)
933 */
934 uint8_t special_options[2];
935
936 uint8_t reserved_3[26];
937 } init_cb_t;
938
939 /*
940 * Get Link Status mailbox command return buffer.
941 */
942 #define GLSO_SEND_RPS BIT_0
943 #define GLSO_USE_DID BIT_3
944
945 struct link_statistics {
946 uint32_t link_fail_cnt;
947 uint32_t loss_sync_cnt;
948 uint32_t loss_sig_cnt;
949 uint32_t prim_seq_err_cnt;
950 uint32_t inval_xmit_word_cnt;
951 uint32_t inval_crc_cnt;
952 uint32_t lip_cnt;
953 uint32_t unused1[0x1a];
954 uint32_t tx_frames;
955 uint32_t rx_frames;
956 uint32_t dumped_frames;
957 uint32_t unused2[2];
958 uint32_t nos_rcvd;
959 };
960
961 /*
962 * NVRAM Command values.
963 */
964 #define NV_START_BIT BIT_2
965 #define NV_WRITE_OP (BIT_26+BIT_24)
966 #define NV_READ_OP (BIT_26+BIT_25)
967 #define NV_ERASE_OP (BIT_26+BIT_25+BIT_24)
968 #define NV_MASK_OP (BIT_26+BIT_25+BIT_24)
969 #define NV_DELAY_COUNT 10
970
971 /*
972 * QLogic ISP2100, ISP2200 and ISP2300 NVRAM structure definition.
973 */
974 typedef struct {
975 /*
976 * NVRAM header
977 */
978 uint8_t id[4];
979 uint8_t nvram_version;
980 uint8_t reserved_0;
981
982 /*
983 * NVRAM RISC parameter block
984 */
985 uint8_t parameter_block_version;
986 uint8_t reserved_1;
987
988 /*
989 * LSB BIT 0 = Enable Hard Loop Id
990 * LSB BIT 1 = Enable Fairness
991 * LSB BIT 2 = Enable Full-Duplex
992 * LSB BIT 3 = Enable Fast Posting
993 * LSB BIT 4 = Enable Target Mode
994 * LSB BIT 5 = Disable Initiator Mode
995 * LSB BIT 6 = Enable ADISC
996 * LSB BIT 7 = Enable Target Inquiry Data
997 *
998 * MSB BIT 0 = Enable PDBC Notify
999 * MSB BIT 1 = Non Participating LIP
1000 * MSB BIT 2 = Descending Loop ID Search
1001 * MSB BIT 3 = Acquire Loop ID in LIPA
1002 * MSB BIT 4 = Stop PortQ on Full Status
1003 * MSB BIT 5 = Full Login after LIP
1004 * MSB BIT 6 = Node Name Option
1005 * MSB BIT 7 = Ext IFWCB enable bit
1006 */
1007 uint8_t firmware_options[2];
1008
1009 uint16_t frame_payload_size;
1010 uint16_t max_iocb_allocation;
1011 uint16_t execution_throttle;
1012 uint8_t retry_count;
1013 uint8_t retry_delay; /* unused */
1014 uint8_t port_name[WWN_SIZE]; /* Big endian. */
1015 uint16_t hard_address;
1016 uint8_t inquiry_data;
1017 uint8_t login_timeout;
1018 uint8_t node_name[WWN_SIZE]; /* Big endian. */
1019
1020 /*
1021 * LSB BIT 0 = Timer Operation mode bit 0
1022 * LSB BIT 1 = Timer Operation mode bit 1
1023 * LSB BIT 2 = Timer Operation mode bit 2
1024 * LSB BIT 3 = Timer Operation mode bit 3
1025 * LSB BIT 4 = Init Config Mode bit 0
1026 * LSB BIT 5 = Init Config Mode bit 1
1027 * LSB BIT 6 = Init Config Mode bit 2
1028 * LSB BIT 7 = Enable Non part on LIHA failure
1029 *
1030 * MSB BIT 0 = Enable class 2
1031 * MSB BIT 1 = Enable ACK0
1032 * MSB BIT 2 =
1033 * MSB BIT 3 =
1034 * MSB BIT 4 = FC Tape Enable
1035 * MSB BIT 5 = Enable FC Confirm
1036 * MSB BIT 6 = Enable command queuing in target mode
1037 * MSB BIT 7 = No Logo On Link Down
1038 */
1039 uint8_t add_firmware_options[2];
1040
1041 uint8_t response_accumulation_timer;
1042 uint8_t interrupt_delay_timer;
1043
1044 /*
1045 * LSB BIT 0 = Enable Read xfr_rdy
1046 * LSB BIT 1 = Soft ID only
1047 * LSB BIT 2 =
1048 * LSB BIT 3 =
1049 * LSB BIT 4 = FCP RSP Payload [0]
1050 * LSB BIT 5 = FCP RSP Payload [1] / Sbus enable - 2200
1051 * LSB BIT 6 = Enable Out-of-Order frame handling
1052 * LSB BIT 7 = Disable Automatic PLOGI on Local Loop
1053 *
1054 * MSB BIT 0 = Sbus enable - 2300
1055 * MSB BIT 1 =
1056 * MSB BIT 2 =
1057 * MSB BIT 3 =
1058 * MSB BIT 4 = LED mode
1059 * MSB BIT 5 = enable 50 ohm termination
1060 * MSB BIT 6 = Data Rate (2300 only)
1061 * MSB BIT 7 = Data Rate (2300 only)
1062 */
1063 uint8_t special_options[2];
1064
1065 /* Reserved for expanded RISC parameter block */
1066 uint8_t reserved_2[22];
1067
1068 /*
1069 * LSB BIT 0 = Tx Sensitivity 1G bit 0
1070 * LSB BIT 1 = Tx Sensitivity 1G bit 1
1071 * LSB BIT 2 = Tx Sensitivity 1G bit 2
1072 * LSB BIT 3 = Tx Sensitivity 1G bit 3
1073 * LSB BIT 4 = Rx Sensitivity 1G bit 0
1074 * LSB BIT 5 = Rx Sensitivity 1G bit 1
1075 * LSB BIT 6 = Rx Sensitivity 1G bit 2
1076 * LSB BIT 7 = Rx Sensitivity 1G bit 3
1077 *
1078 * MSB BIT 0 = Tx Sensitivity 2G bit 0
1079 * MSB BIT 1 = Tx Sensitivity 2G bit 1
1080 * MSB BIT 2 = Tx Sensitivity 2G bit 2
1081 * MSB BIT 3 = Tx Sensitivity 2G bit 3
1082 * MSB BIT 4 = Rx Sensitivity 2G bit 0
1083 * MSB BIT 5 = Rx Sensitivity 2G bit 1
1084 * MSB BIT 6 = Rx Sensitivity 2G bit 2
1085 * MSB BIT 7 = Rx Sensitivity 2G bit 3
1086 *
1087 * LSB BIT 0 = Output Swing 1G bit 0
1088 * LSB BIT 1 = Output Swing 1G bit 1
1089 * LSB BIT 2 = Output Swing 1G bit 2
1090 * LSB BIT 3 = Output Emphasis 1G bit 0
1091 * LSB BIT 4 = Output Emphasis 1G bit 1
1092 * LSB BIT 5 = Output Swing 2G bit 0
1093 * LSB BIT 6 = Output Swing 2G bit 1
1094 * LSB BIT 7 = Output Swing 2G bit 2
1095 *
1096 * MSB BIT 0 = Output Emphasis 2G bit 0
1097 * MSB BIT 1 = Output Emphasis 2G bit 1
1098 * MSB BIT 2 = Output Enable
1099 * MSB BIT 3 =
1100 * MSB BIT 4 =
1101 * MSB BIT 5 =
1102 * MSB BIT 6 =
1103 * MSB BIT 7 =
1104 */
1105 uint8_t seriallink_options[4];
1106
1107 /*
1108 * NVRAM host parameter block
1109 *
1110 * LSB BIT 0 = Enable spinup delay
1111 * LSB BIT 1 = Disable BIOS
1112 * LSB BIT 2 = Enable Memory Map BIOS
1113 * LSB BIT 3 = Enable Selectable Boot
1114 * LSB BIT 4 = Disable RISC code load
1115 * LSB BIT 5 = Set cache line size 1
1116 * LSB BIT 6 = PCI Parity Disable
1117 * LSB BIT 7 = Enable extended logging
1118 *
1119 * MSB BIT 0 = Enable 64bit addressing
1120 * MSB BIT 1 = Enable lip reset
1121 * MSB BIT 2 = Enable lip full login
1122 * MSB BIT 3 = Enable target reset
1123 * MSB BIT 4 = Enable database storage
1124 * MSB BIT 5 = Enable cache flush read
1125 * MSB BIT 6 = Enable database load
1126 * MSB BIT 7 = Enable alternate WWN
1127 */
1128 uint8_t host_p[2];
1129
1130 uint8_t boot_node_name[WWN_SIZE];
1131 uint8_t boot_lun_number;
1132 uint8_t reset_delay;
1133 uint8_t port_down_retry_count;
1134 uint8_t boot_id_number;
1135 uint16_t max_luns_per_target;
1136 uint8_t fcode_boot_port_name[WWN_SIZE];
1137 uint8_t alternate_port_name[WWN_SIZE];
1138 uint8_t alternate_node_name[WWN_SIZE];
1139
1140 /*
1141 * BIT 0 = Selective Login
1142 * BIT 1 = Alt-Boot Enable
1143 * BIT 2 =
1144 * BIT 3 = Boot Order List
1145 * BIT 4 =
1146 * BIT 5 = Selective LUN
1147 * BIT 6 =
1148 * BIT 7 = unused
1149 */
1150 uint8_t efi_parameters;
1151
1152 uint8_t link_down_timeout;
1153
1154 uint8_t adapter_id[16];
1155
1156 uint8_t alt1_boot_node_name[WWN_SIZE];
1157 uint16_t alt1_boot_lun_number;
1158 uint8_t alt2_boot_node_name[WWN_SIZE];
1159 uint16_t alt2_boot_lun_number;
1160 uint8_t alt3_boot_node_name[WWN_SIZE];
1161 uint16_t alt3_boot_lun_number;
1162 uint8_t alt4_boot_node_name[WWN_SIZE];
1163 uint16_t alt4_boot_lun_number;
1164 uint8_t alt5_boot_node_name[WWN_SIZE];
1165 uint16_t alt5_boot_lun_number;
1166 uint8_t alt6_boot_node_name[WWN_SIZE];
1167 uint16_t alt6_boot_lun_number;
1168 uint8_t alt7_boot_node_name[WWN_SIZE];
1169 uint16_t alt7_boot_lun_number;
1170
1171 uint8_t reserved_3[2];
1172
1173 /* Offset 200-215 : Model Number */
1174 uint8_t model_number[16];
1175
1176 /* OEM related items */
1177 uint8_t oem_specific[16];
1178
1179 /*
1180 * NVRAM Adapter Features offset 232-239
1181 *
1182 * LSB BIT 0 = External GBIC
1183 * LSB BIT 1 = Risc RAM parity
1184 * LSB BIT 2 = Buffer Plus Module
1185 * LSB BIT 3 = Multi Chip Adapter
1186 * LSB BIT 4 = Internal connector
1187 * LSB BIT 5 =
1188 * LSB BIT 6 =
1189 * LSB BIT 7 =
1190 *
1191 * MSB BIT 0 =
1192 * MSB BIT 1 =
1193 * MSB BIT 2 =
1194 * MSB BIT 3 =
1195 * MSB BIT 4 =
1196 * MSB BIT 5 =
1197 * MSB BIT 6 =
1198 * MSB BIT 7 =
1199 */
1200 uint8_t adapter_features[2];
1201
1202 uint8_t reserved_4[16];
1203
1204 /* Subsystem vendor ID for ISP2200 */
1205 uint16_t subsystem_vendor_id_2200;
1206
1207 /* Subsystem device ID for ISP2200 */
1208 uint16_t subsystem_device_id_2200;
1209
1210 uint8_t reserved_5;
1211 uint8_t checksum;
1212 } nvram_t;
1213
1214 /*
1215 * ISP queue - response queue entry definition.
1216 */
1217 typedef struct {
1218 uint8_t data[60];
1219 uint32_t signature;
1220 #define RESPONSE_PROCESSED 0xDEADDEAD /* Signature */
1221 } response_t;
1222
1223 typedef union {
1224 uint16_t extended;
1225 struct {
1226 uint8_t reserved;
1227 uint8_t standard;
1228 } id;
1229 } target_id_t;
1230
1231 #define SET_TARGET_ID(ha, to, from) \
1232 do { \
1233 if (HAS_EXTENDED_IDS(ha)) \
1234 to.extended = cpu_to_le16(from); \
1235 else \
1236 to.id.standard = (uint8_t)from; \
1237 } while (0)
1238
1239 /*
1240 * ISP queue - command entry structure definition.
1241 */
1242 #define COMMAND_TYPE 0x11 /* Command entry */
1243 typedef struct {
1244 uint8_t entry_type; /* Entry type. */
1245 uint8_t entry_count; /* Entry count. */
1246 uint8_t sys_define; /* System defined. */
1247 uint8_t entry_status; /* Entry Status. */
1248 uint32_t handle; /* System handle. */
1249 target_id_t target; /* SCSI ID */
1250 uint16_t lun; /* SCSI LUN */
1251 uint16_t control_flags; /* Control flags. */
1252 #define CF_WRITE BIT_6
1253 #define CF_READ BIT_5
1254 #define CF_SIMPLE_TAG BIT_3
1255 #define CF_ORDERED_TAG BIT_2
1256 #define CF_HEAD_TAG BIT_1
1257 uint16_t reserved_1;
1258 uint16_t timeout; /* Command timeout. */
1259 uint16_t dseg_count; /* Data segment count. */
1260 uint8_t scsi_cdb[MAX_CMDSZ]; /* SCSI command words. */
1261 uint32_t byte_count; /* Total byte count. */
1262 uint32_t dseg_0_address; /* Data segment 0 address. */
1263 uint32_t dseg_0_length; /* Data segment 0 length. */
1264 uint32_t dseg_1_address; /* Data segment 1 address. */
1265 uint32_t dseg_1_length; /* Data segment 1 length. */
1266 uint32_t dseg_2_address; /* Data segment 2 address. */
1267 uint32_t dseg_2_length; /* Data segment 2 length. */
1268 } cmd_entry_t;
1269
1270 /*
1271 * ISP queue - 64-Bit addressing, command entry structure definition.
1272 */
1273 #define COMMAND_A64_TYPE 0x19 /* Command A64 entry */
1274 typedef struct {
1275 uint8_t entry_type; /* Entry type. */
1276 uint8_t entry_count; /* Entry count. */
1277 uint8_t sys_define; /* System defined. */
1278 uint8_t entry_status; /* Entry Status. */
1279 uint32_t handle; /* System handle. */
1280 target_id_t target; /* SCSI ID */
1281 uint16_t lun; /* SCSI LUN */
1282 uint16_t control_flags; /* Control flags. */
1283 uint16_t reserved_1;
1284 uint16_t timeout; /* Command timeout. */
1285 uint16_t dseg_count; /* Data segment count. */
1286 uint8_t scsi_cdb[MAX_CMDSZ]; /* SCSI command words. */
1287 uint32_t byte_count; /* Total byte count. */
1288 uint32_t dseg_0_address[2]; /* Data segment 0 address. */
1289 uint32_t dseg_0_length; /* Data segment 0 length. */
1290 uint32_t dseg_1_address[2]; /* Data segment 1 address. */
1291 uint32_t dseg_1_length; /* Data segment 1 length. */
1292 } cmd_a64_entry_t, request_t;
1293
1294 /*
1295 * ISP queue - continuation entry structure definition.
1296 */
1297 #define CONTINUE_TYPE 0x02 /* Continuation entry. */
1298 typedef struct {
1299 uint8_t entry_type; /* Entry type. */
1300 uint8_t entry_count; /* Entry count. */
1301 uint8_t sys_define; /* System defined. */
1302 uint8_t entry_status; /* Entry Status. */
1303 uint32_t reserved;
1304 uint32_t dseg_0_address; /* Data segment 0 address. */
1305 uint32_t dseg_0_length; /* Data segment 0 length. */
1306 uint32_t dseg_1_address; /* Data segment 1 address. */
1307 uint32_t dseg_1_length; /* Data segment 1 length. */
1308 uint32_t dseg_2_address; /* Data segment 2 address. */
1309 uint32_t dseg_2_length; /* Data segment 2 length. */
1310 uint32_t dseg_3_address; /* Data segment 3 address. */
1311 uint32_t dseg_3_length; /* Data segment 3 length. */
1312 uint32_t dseg_4_address; /* Data segment 4 address. */
1313 uint32_t dseg_4_length; /* Data segment 4 length. */
1314 uint32_t dseg_5_address; /* Data segment 5 address. */
1315 uint32_t dseg_5_length; /* Data segment 5 length. */
1316 uint32_t dseg_6_address; /* Data segment 6 address. */
1317 uint32_t dseg_6_length; /* Data segment 6 length. */
1318 } cont_entry_t;
1319
1320 /*
1321 * ISP queue - 64-Bit addressing, continuation entry structure definition.
1322 */
1323 #define CONTINUE_A64_TYPE 0x0A /* Continuation A64 entry. */
1324 typedef struct {
1325 uint8_t entry_type; /* Entry type. */
1326 uint8_t entry_count; /* Entry count. */
1327 uint8_t sys_define; /* System defined. */
1328 uint8_t entry_status; /* Entry Status. */
1329 uint32_t dseg_0_address[2]; /* Data segment 0 address. */
1330 uint32_t dseg_0_length; /* Data segment 0 length. */
1331 uint32_t dseg_1_address[2]; /* Data segment 1 address. */
1332 uint32_t dseg_1_length; /* Data segment 1 length. */
1333 uint32_t dseg_2_address [2]; /* Data segment 2 address. */
1334 uint32_t dseg_2_length; /* Data segment 2 length. */
1335 uint32_t dseg_3_address[2]; /* Data segment 3 address. */
1336 uint32_t dseg_3_length; /* Data segment 3 length. */
1337 uint32_t dseg_4_address[2]; /* Data segment 4 address. */
1338 uint32_t dseg_4_length; /* Data segment 4 length. */
1339 } cont_a64_entry_t;
1340
1341 #define PO_MODE_DIF_INSERT 0
1342 #define PO_MODE_DIF_REMOVE BIT_0
1343 #define PO_MODE_DIF_PASS BIT_1
1344 #define PO_MODE_DIF_REPLACE (BIT_0 + BIT_1)
1345 #define PO_ENABLE_DIF_BUNDLING BIT_8
1346 #define PO_ENABLE_INCR_GUARD_SEED BIT_3
1347 #define PO_DISABLE_INCR_REF_TAG BIT_5
1348 #define PO_DISABLE_GUARD_CHECK BIT_4
1349 /*
1350 * ISP queue - 64-Bit addressing, continuation crc entry structure definition.
1351 */
1352 struct crc_context {
1353 uint32_t handle; /* System handle. */
1354 uint32_t ref_tag;
1355 uint16_t app_tag;
1356 uint8_t ref_tag_mask[4]; /* Validation/Replacement Mask*/
1357 uint8_t app_tag_mask[2]; /* Validation/Replacement Mask*/
1358 uint16_t guard_seed; /* Initial Guard Seed */
1359 uint16_t prot_opts; /* Requested Data Protection Mode */
1360 uint16_t blk_size; /* Data size in bytes */
1361 uint16_t runt_blk_guard; /* Guard value for runt block (tape
1362 * only) */
1363 uint32_t byte_count; /* Total byte count/ total data
1364 * transfer count */
1365 union {
1366 struct {
1367 uint32_t reserved_1;
1368 uint16_t reserved_2;
1369 uint16_t reserved_3;
1370 uint32_t reserved_4;
1371 uint32_t data_address[2];
1372 uint32_t data_length;
1373 uint32_t reserved_5[2];
1374 uint32_t reserved_6;
1375 } nobundling;
1376 struct {
1377 uint32_t dif_byte_count; /* Total DIF byte
1378 * count */
1379 uint16_t reserved_1;
1380 uint16_t dseg_count; /* Data segment count */
1381 uint32_t reserved_2;
1382 uint32_t data_address[2];
1383 uint32_t data_length;
1384 uint32_t dif_address[2];
1385 uint32_t dif_length; /* Data segment 0
1386 * length */
1387 } bundling;
1388 } u;
1389
1390 struct fcp_cmnd fcp_cmnd;
1391 dma_addr_t crc_ctx_dma;
1392 /* List of DMA context transfers */
1393 struct list_head dsd_list;
1394
1395 /* This structure should not exceed 512 bytes */
1396 };
1397
1398 #define CRC_CONTEXT_LEN_FW (offsetof(struct crc_context, fcp_cmnd.lun))
1399 #define CRC_CONTEXT_FCPCMND_OFF (offsetof(struct crc_context, fcp_cmnd.lun))
1400
1401 /*
1402 * ISP queue - status entry structure definition.
1403 */
1404 #define STATUS_TYPE 0x03 /* Status entry. */
1405 typedef struct {
1406 uint8_t entry_type; /* Entry type. */
1407 uint8_t entry_count; /* Entry count. */
1408 uint8_t sys_define; /* System defined. */
1409 uint8_t entry_status; /* Entry Status. */
1410 uint32_t handle; /* System handle. */
1411 uint16_t scsi_status; /* SCSI status. */
1412 uint16_t comp_status; /* Completion status. */
1413 uint16_t state_flags; /* State flags. */
1414 uint16_t status_flags; /* Status flags. */
1415 uint16_t rsp_info_len; /* Response Info Length. */
1416 uint16_t req_sense_length; /* Request sense data length. */
1417 uint32_t residual_length; /* Residual transfer length. */
1418 uint8_t rsp_info[8]; /* FCP response information. */
1419 uint8_t req_sense_data[32]; /* Request sense data. */
1420 } sts_entry_t;
1421
1422 /*
1423 * Status entry entry status
1424 */
1425 #define RF_RQ_DMA_ERROR BIT_6 /* Request Queue DMA error. */
1426 #define RF_INV_E_ORDER BIT_5 /* Invalid entry order. */
1427 #define RF_INV_E_COUNT BIT_4 /* Invalid entry count. */
1428 #define RF_INV_E_PARAM BIT_3 /* Invalid entry parameter. */
1429 #define RF_INV_E_TYPE BIT_2 /* Invalid entry type. */
1430 #define RF_BUSY BIT_1 /* Busy */
1431 #define RF_MASK (RF_RQ_DMA_ERROR | RF_INV_E_ORDER | RF_INV_E_COUNT | \
1432 RF_INV_E_PARAM | RF_INV_E_TYPE | RF_BUSY)
1433 #define RF_MASK_24XX (RF_INV_E_ORDER | RF_INV_E_COUNT | RF_INV_E_PARAM | \
1434 RF_INV_E_TYPE)
1435
1436 /*
1437 * Status entry SCSI status bit definitions.
1438 */
1439 #define SS_MASK 0xfff /* Reserved bits BIT_12-BIT_15*/
1440 #define SS_RESIDUAL_UNDER BIT_11
1441 #define SS_RESIDUAL_OVER BIT_10
1442 #define SS_SENSE_LEN_VALID BIT_9
1443 #define SS_RESPONSE_INFO_LEN_VALID BIT_8
1444
1445 #define SS_RESERVE_CONFLICT (BIT_4 | BIT_3)
1446 #define SS_BUSY_CONDITION BIT_3
1447 #define SS_CONDITION_MET BIT_2
1448 #define SS_CHECK_CONDITION BIT_1
1449
1450 /*
1451 * Status entry completion status
1452 */
1453 #define CS_COMPLETE 0x0 /* No errors */
1454 #define CS_INCOMPLETE 0x1 /* Incomplete transfer of cmd. */
1455 #define CS_DMA 0x2 /* A DMA direction error. */
1456 #define CS_TRANSPORT 0x3 /* Transport error. */
1457 #define CS_RESET 0x4 /* SCSI bus reset occurred */
1458 #define CS_ABORTED 0x5 /* System aborted command. */
1459 #define CS_TIMEOUT 0x6 /* Timeout error. */
1460 #define CS_DATA_OVERRUN 0x7 /* Data overrun. */
1461 #define CS_DIF_ERROR 0xC /* DIF error detected */
1462
1463 #define CS_DATA_UNDERRUN 0x15 /* Data Underrun. */
1464 #define CS_QUEUE_FULL 0x1C /* Queue Full. */
1465 #define CS_PORT_UNAVAILABLE 0x28 /* Port unavailable */
1466 /* (selection timeout) */
1467 #define CS_PORT_LOGGED_OUT 0x29 /* Port Logged Out */
1468 #define CS_PORT_CONFIG_CHG 0x2A /* Port Configuration Changed */
1469 #define CS_PORT_BUSY 0x2B /* Port Busy */
1470 #define CS_COMPLETE_CHKCOND 0x30 /* Error? */
1471 #define CS_BAD_PAYLOAD 0x80 /* Driver defined */
1472 #define CS_UNKNOWN 0x81 /* Driver defined */
1473 #define CS_RETRY 0x82 /* Driver defined */
1474 #define CS_LOOP_DOWN_ABORT 0x83 /* Driver defined */
1475
1476 /*
1477 * Status entry status flags
1478 */
1479 #define SF_ABTS_TERMINATED BIT_10
1480 #define SF_LOGOUT_SENT BIT_13
1481
1482 /*
1483 * ISP queue - status continuation entry structure definition.
1484 */
1485 #define STATUS_CONT_TYPE 0x10 /* Status continuation entry. */
1486 typedef struct {
1487 uint8_t entry_type; /* Entry type. */
1488 uint8_t entry_count; /* Entry count. */
1489 uint8_t sys_define; /* System defined. */
1490 uint8_t entry_status; /* Entry Status. */
1491 uint8_t data[60]; /* data */
1492 } sts_cont_entry_t;
1493
1494 /*
1495 * ISP queue - RIO Type 1 status entry (32 bit I/O entry handles)
1496 * structure definition.
1497 */
1498 #define STATUS_TYPE_21 0x21 /* Status entry. */
1499 typedef struct {
1500 uint8_t entry_type; /* Entry type. */
1501 uint8_t entry_count; /* Entry count. */
1502 uint8_t handle_count; /* Handle count. */
1503 uint8_t entry_status; /* Entry Status. */
1504 uint32_t handle[15]; /* System handles. */
1505 } sts21_entry_t;
1506
1507 /*
1508 * ISP queue - RIO Type 2 status entry (16 bit I/O entry handles)
1509 * structure definition.
1510 */
1511 #define STATUS_TYPE_22 0x22 /* Status entry. */
1512 typedef struct {
1513 uint8_t entry_type; /* Entry type. */
1514 uint8_t entry_count; /* Entry count. */
1515 uint8_t handle_count; /* Handle count. */
1516 uint8_t entry_status; /* Entry Status. */
1517 uint16_t handle[30]; /* System handles. */
1518 } sts22_entry_t;
1519
1520 /*
1521 * ISP queue - marker entry structure definition.
1522 */
1523 #define MARKER_TYPE 0x04 /* Marker entry. */
1524 typedef struct {
1525 uint8_t entry_type; /* Entry type. */
1526 uint8_t entry_count; /* Entry count. */
1527 uint8_t handle_count; /* Handle count. */
1528 uint8_t entry_status; /* Entry Status. */
1529 uint32_t sys_define_2; /* System defined. */
1530 target_id_t target; /* SCSI ID */
1531 uint8_t modifier; /* Modifier (7-0). */
1532 #define MK_SYNC_ID_LUN 0 /* Synchronize ID/LUN */
1533 #define MK_SYNC_ID 1 /* Synchronize ID */
1534 #define MK_SYNC_ALL 2 /* Synchronize all ID/LUN */
1535 #define MK_SYNC_LIP 3 /* Synchronize all ID/LUN, */
1536 /* clear port changed, */
1537 /* use sequence number. */
1538 uint8_t reserved_1;
1539 uint16_t sequence_number; /* Sequence number of event */
1540 uint16_t lun; /* SCSI LUN */
1541 uint8_t reserved_2[48];
1542 } mrk_entry_t;
1543
1544 /*
1545 * ISP queue - Management Server entry structure definition.
1546 */
1547 #define MS_IOCB_TYPE 0x29 /* Management Server IOCB entry */
1548 typedef struct {
1549 uint8_t entry_type; /* Entry type. */
1550 uint8_t entry_count; /* Entry count. */
1551 uint8_t handle_count; /* Handle count. */
1552 uint8_t entry_status; /* Entry Status. */
1553 uint32_t handle1; /* System handle. */
1554 target_id_t loop_id;
1555 uint16_t status;
1556 uint16_t control_flags; /* Control flags. */
1557 uint16_t reserved2;
1558 uint16_t timeout;
1559 uint16_t cmd_dsd_count;
1560 uint16_t total_dsd_count;
1561 uint8_t type;
1562 uint8_t r_ctl;
1563 uint16_t rx_id;
1564 uint16_t reserved3;
1565 uint32_t handle2;
1566 uint32_t rsp_bytecount;
1567 uint32_t req_bytecount;
1568 uint32_t dseg_req_address[2]; /* Data segment 0 address. */
1569 uint32_t dseg_req_length; /* Data segment 0 length. */
1570 uint32_t dseg_rsp_address[2]; /* Data segment 1 address. */
1571 uint32_t dseg_rsp_length; /* Data segment 1 length. */
1572 } ms_iocb_entry_t;
1573
1574
1575 /*
1576 * ISP queue - Mailbox Command entry structure definition.
1577 */
1578 #define MBX_IOCB_TYPE 0x39
1579 struct mbx_entry {
1580 uint8_t entry_type;
1581 uint8_t entry_count;
1582 uint8_t sys_define1;
1583 /* Use sys_define1 for source type */
1584 #define SOURCE_SCSI 0x00
1585 #define SOURCE_IP 0x01
1586 #define SOURCE_VI 0x02
1587 #define SOURCE_SCTP 0x03
1588 #define SOURCE_MP 0x04
1589 #define SOURCE_MPIOCTL 0x05
1590 #define SOURCE_ASYNC_IOCB 0x07
1591
1592 uint8_t entry_status;
1593
1594 uint32_t handle;
1595 target_id_t loop_id;
1596
1597 uint16_t status;
1598 uint16_t state_flags;
1599 uint16_t status_flags;
1600
1601 uint32_t sys_define2[2];
1602
1603 uint16_t mb0;
1604 uint16_t mb1;
1605 uint16_t mb2;
1606 uint16_t mb3;
1607 uint16_t mb6;
1608 uint16_t mb7;
1609 uint16_t mb9;
1610 uint16_t mb10;
1611 uint32_t reserved_2[2];
1612 uint8_t node_name[WWN_SIZE];
1613 uint8_t port_name[WWN_SIZE];
1614 };
1615
1616 /*
1617 * ISP request and response queue entry sizes
1618 */
1619 #define RESPONSE_ENTRY_SIZE (sizeof(response_t))
1620 #define REQUEST_ENTRY_SIZE (sizeof(request_t))
1621
1622
1623 /*
1624 * 24 bit port ID type definition.
1625 */
1626 typedef union {
1627 uint32_t b24 : 24;
1628
1629 struct {
1630 #ifdef __BIG_ENDIAN
1631 uint8_t domain;
1632 uint8_t area;
1633 uint8_t al_pa;
1634 #elif defined(__LITTLE_ENDIAN)
1635 uint8_t al_pa;
1636 uint8_t area;
1637 uint8_t domain;
1638 #else
1639 #error "__BIG_ENDIAN or __LITTLE_ENDIAN must be defined!"
1640 #endif
1641 uint8_t rsvd_1;
1642 } b;
1643 } port_id_t;
1644 #define INVALID_PORT_ID 0xFFFFFF
1645
1646 /*
1647 * Switch info gathering structure.
1648 */
1649 typedef struct {
1650 port_id_t d_id;
1651 uint8_t node_name[WWN_SIZE];
1652 uint8_t port_name[WWN_SIZE];
1653 uint8_t fabric_port_name[WWN_SIZE];
1654 uint16_t fp_speed;
1655 uint8_t fc4_type;
1656 } sw_info_t;
1657
1658 /* FCP-4 types */
1659 #define FC4_TYPE_FCP_SCSI 0x08
1660 #define FC4_TYPE_OTHER 0x0
1661 #define FC4_TYPE_UNKNOWN 0xff
1662
1663 /*
1664 * Fibre channel port type.
1665 */
1666 typedef enum {
1667 FCT_UNKNOWN,
1668 FCT_RSCN,
1669 FCT_SWITCH,
1670 FCT_BROADCAST,
1671 FCT_INITIATOR,
1672 FCT_TARGET
1673 } fc_port_type_t;
1674
1675 /*
1676 * Fibre channel port structure.
1677 */
1678 typedef struct fc_port {
1679 struct list_head list;
1680 struct scsi_qla_host *vha;
1681
1682 uint8_t node_name[WWN_SIZE];
1683 uint8_t port_name[WWN_SIZE];
1684 port_id_t d_id;
1685 uint16_t loop_id;
1686 uint16_t old_loop_id;
1687
1688 uint8_t fcp_prio;
1689
1690 uint8_t fabric_port_name[WWN_SIZE];
1691 uint16_t fp_speed;
1692
1693 fc_port_type_t port_type;
1694
1695 atomic_t state;
1696 uint32_t flags;
1697
1698 int port_login_retry_count;
1699 int login_retry;
1700 atomic_t port_down_timer;
1701
1702 struct fc_rport *rport, *drport;
1703 u32 supported_classes;
1704
1705 uint16_t vp_idx;
1706 uint8_t fc4_type;
1707 } fc_port_t;
1708
1709 /*
1710 * Fibre channel port/lun states.
1711 */
1712 #define FCS_UNCONFIGURED 1
1713 #define FCS_DEVICE_DEAD 2
1714 #define FCS_DEVICE_LOST 3
1715 #define FCS_ONLINE 4
1716
1717 /*
1718 * FC port flags.
1719 */
1720 #define FCF_FABRIC_DEVICE BIT_0
1721 #define FCF_LOGIN_NEEDED BIT_1
1722 #define FCF_FCP2_DEVICE BIT_2
1723 #define FCF_ASYNC_SENT BIT_3
1724
1725 /* No loop ID flag. */
1726 #define FC_NO_LOOP_ID 0x1000
1727
1728 /*
1729 * FC-CT interface
1730 *
1731 * NOTE: All structures are big-endian in form.
1732 */
1733
1734 #define CT_REJECT_RESPONSE 0x8001
1735 #define CT_ACCEPT_RESPONSE 0x8002
1736 #define CT_REASON_INVALID_COMMAND_CODE 0x01
1737 #define CT_REASON_CANNOT_PERFORM 0x09
1738 #define CT_REASON_COMMAND_UNSUPPORTED 0x0b
1739 #define CT_EXPL_ALREADY_REGISTERED 0x10
1740
1741 #define NS_N_PORT_TYPE 0x01
1742 #define NS_NL_PORT_TYPE 0x02
1743 #define NS_NX_PORT_TYPE 0x7F
1744
1745 #define GA_NXT_CMD 0x100
1746 #define GA_NXT_REQ_SIZE (16 + 4)
1747 #define GA_NXT_RSP_SIZE (16 + 620)
1748
1749 #define GID_PT_CMD 0x1A1
1750 #define GID_PT_REQ_SIZE (16 + 4)
1751 #define GID_PT_RSP_SIZE (16 + (MAX_FIBRE_DEVICES * 4))
1752
1753 #define GPN_ID_CMD 0x112
1754 #define GPN_ID_REQ_SIZE (16 + 4)
1755 #define GPN_ID_RSP_SIZE (16 + 8)
1756
1757 #define GNN_ID_CMD 0x113
1758 #define GNN_ID_REQ_SIZE (16 + 4)
1759 #define GNN_ID_RSP_SIZE (16 + 8)
1760
1761 #define GFT_ID_CMD 0x117
1762 #define GFT_ID_REQ_SIZE (16 + 4)
1763 #define GFT_ID_RSP_SIZE (16 + 32)
1764
1765 #define RFT_ID_CMD 0x217
1766 #define RFT_ID_REQ_SIZE (16 + 4 + 32)
1767 #define RFT_ID_RSP_SIZE 16
1768
1769 #define RFF_ID_CMD 0x21F
1770 #define RFF_ID_REQ_SIZE (16 + 4 + 2 + 1 + 1)
1771 #define RFF_ID_RSP_SIZE 16
1772
1773 #define RNN_ID_CMD 0x213
1774 #define RNN_ID_REQ_SIZE (16 + 4 + 8)
1775 #define RNN_ID_RSP_SIZE 16
1776
1777 #define RSNN_NN_CMD 0x239
1778 #define RSNN_NN_REQ_SIZE (16 + 8 + 1 + 255)
1779 #define RSNN_NN_RSP_SIZE 16
1780
1781 #define GFPN_ID_CMD 0x11C
1782 #define GFPN_ID_REQ_SIZE (16 + 4)
1783 #define GFPN_ID_RSP_SIZE (16 + 8)
1784
1785 #define GPSC_CMD 0x127
1786 #define GPSC_REQ_SIZE (16 + 8)
1787 #define GPSC_RSP_SIZE (16 + 2 + 2)
1788
1789 #define GFF_ID_CMD 0x011F
1790 #define GFF_ID_REQ_SIZE (16 + 4)
1791 #define GFF_ID_RSP_SIZE (16 + 128)
1792
1793 /*
1794 * HBA attribute types.
1795 */
1796 #define FDMI_HBA_ATTR_COUNT 9
1797 #define FDMI_HBA_NODE_NAME 1
1798 #define FDMI_HBA_MANUFACTURER 2
1799 #define FDMI_HBA_SERIAL_NUMBER 3
1800 #define FDMI_HBA_MODEL 4
1801 #define FDMI_HBA_MODEL_DESCRIPTION 5
1802 #define FDMI_HBA_HARDWARE_VERSION 6
1803 #define FDMI_HBA_DRIVER_VERSION 7
1804 #define FDMI_HBA_OPTION_ROM_VERSION 8
1805 #define FDMI_HBA_FIRMWARE_VERSION 9
1806 #define FDMI_HBA_OS_NAME_AND_VERSION 0xa
1807 #define FDMI_HBA_MAXIMUM_CT_PAYLOAD_LENGTH 0xb
1808
1809 struct ct_fdmi_hba_attr {
1810 uint16_t type;
1811 uint16_t len;
1812 union {
1813 uint8_t node_name[WWN_SIZE];
1814 uint8_t manufacturer[32];
1815 uint8_t serial_num[8];
1816 uint8_t model[16];
1817 uint8_t model_desc[80];
1818 uint8_t hw_version[16];
1819 uint8_t driver_version[32];
1820 uint8_t orom_version[16];
1821 uint8_t fw_version[16];
1822 uint8_t os_version[128];
1823 uint8_t max_ct_len[4];
1824 } a;
1825 };
1826
1827 struct ct_fdmi_hba_attributes {
1828 uint32_t count;
1829 struct ct_fdmi_hba_attr entry[FDMI_HBA_ATTR_COUNT];
1830 };
1831
1832 /*
1833 * Port attribute types.
1834 */
1835 #define FDMI_PORT_ATTR_COUNT 6
1836 #define FDMI_PORT_FC4_TYPES 1
1837 #define FDMI_PORT_SUPPORT_SPEED 2
1838 #define FDMI_PORT_CURRENT_SPEED 3
1839 #define FDMI_PORT_MAX_FRAME_SIZE 4
1840 #define FDMI_PORT_OS_DEVICE_NAME 5
1841 #define FDMI_PORT_HOST_NAME 6
1842
1843 #define FDMI_PORT_SPEED_1GB 0x1
1844 #define FDMI_PORT_SPEED_2GB 0x2
1845 #define FDMI_PORT_SPEED_10GB 0x4
1846 #define FDMI_PORT_SPEED_4GB 0x8
1847 #define FDMI_PORT_SPEED_8GB 0x10
1848 #define FDMI_PORT_SPEED_16GB 0x20
1849 #define FDMI_PORT_SPEED_UNKNOWN 0x8000
1850
1851 struct ct_fdmi_port_attr {
1852 uint16_t type;
1853 uint16_t len;
1854 union {
1855 uint8_t fc4_types[32];
1856 uint32_t sup_speed;
1857 uint32_t cur_speed;
1858 uint32_t max_frame_size;
1859 uint8_t os_dev_name[32];
1860 uint8_t host_name[32];
1861 } a;
1862 };
1863
1864 /*
1865 * Port Attribute Block.
1866 */
1867 struct ct_fdmi_port_attributes {
1868 uint32_t count;
1869 struct ct_fdmi_port_attr entry[FDMI_PORT_ATTR_COUNT];
1870 };
1871
1872 /* FDMI definitions. */
1873 #define GRHL_CMD 0x100
1874 #define GHAT_CMD 0x101
1875 #define GRPL_CMD 0x102
1876 #define GPAT_CMD 0x110
1877
1878 #define RHBA_CMD 0x200
1879 #define RHBA_RSP_SIZE 16
1880
1881 #define RHAT_CMD 0x201
1882 #define RPRT_CMD 0x210
1883
1884 #define RPA_CMD 0x211
1885 #define RPA_RSP_SIZE 16
1886
1887 #define DHBA_CMD 0x300
1888 #define DHBA_REQ_SIZE (16 + 8)
1889 #define DHBA_RSP_SIZE 16
1890
1891 #define DHAT_CMD 0x301
1892 #define DPRT_CMD 0x310
1893 #define DPA_CMD 0x311
1894
1895 /* CT command header -- request/response common fields */
1896 struct ct_cmd_hdr {
1897 uint8_t revision;
1898 uint8_t in_id[3];
1899 uint8_t gs_type;
1900 uint8_t gs_subtype;
1901 uint8_t options;
1902 uint8_t reserved;
1903 };
1904
1905 /* CT command request */
1906 struct ct_sns_req {
1907 struct ct_cmd_hdr header;
1908 uint16_t command;
1909 uint16_t max_rsp_size;
1910 uint8_t fragment_id;
1911 uint8_t reserved[3];
1912
1913 union {
1914 /* GA_NXT, GPN_ID, GNN_ID, GFT_ID, GFPN_ID */
1915 struct {
1916 uint8_t reserved;
1917 uint8_t port_id[3];
1918 } port_id;
1919
1920 struct {
1921 uint8_t port_type;
1922 uint8_t domain;
1923 uint8_t area;
1924 uint8_t reserved;
1925 } gid_pt;
1926
1927 struct {
1928 uint8_t reserved;
1929 uint8_t port_id[3];
1930 uint8_t fc4_types[32];
1931 } rft_id;
1932
1933 struct {
1934 uint8_t reserved;
1935 uint8_t port_id[3];
1936 uint16_t reserved2;
1937 uint8_t fc4_feature;
1938 uint8_t fc4_type;
1939 } rff_id;
1940
1941 struct {
1942 uint8_t reserved;
1943 uint8_t port_id[3];
1944 uint8_t node_name[8];
1945 } rnn_id;
1946
1947 struct {
1948 uint8_t node_name[8];
1949 uint8_t name_len;
1950 uint8_t sym_node_name[255];
1951 } rsnn_nn;
1952
1953 struct {
1954 uint8_t hba_indentifier[8];
1955 } ghat;
1956
1957 struct {
1958 uint8_t hba_identifier[8];
1959 uint32_t entry_count;
1960 uint8_t port_name[8];
1961 struct ct_fdmi_hba_attributes attrs;
1962 } rhba;
1963
1964 struct {
1965 uint8_t hba_identifier[8];
1966 struct ct_fdmi_hba_attributes attrs;
1967 } rhat;
1968
1969 struct {
1970 uint8_t port_name[8];
1971 struct ct_fdmi_port_attributes attrs;
1972 } rpa;
1973
1974 struct {
1975 uint8_t port_name[8];
1976 } dhba;
1977
1978 struct {
1979 uint8_t port_name[8];
1980 } dhat;
1981
1982 struct {
1983 uint8_t port_name[8];
1984 } dprt;
1985
1986 struct {
1987 uint8_t port_name[8];
1988 } dpa;
1989
1990 struct {
1991 uint8_t port_name[8];
1992 } gpsc;
1993
1994 struct {
1995 uint8_t reserved;
1996 uint8_t port_name[3];
1997 } gff_id;
1998 } req;
1999 };
2000
2001 /* CT command response header */
2002 struct ct_rsp_hdr {
2003 struct ct_cmd_hdr header;
2004 uint16_t response;
2005 uint16_t residual;
2006 uint8_t fragment_id;
2007 uint8_t reason_code;
2008 uint8_t explanation_code;
2009 uint8_t vendor_unique;
2010 };
2011
2012 struct ct_sns_gid_pt_data {
2013 uint8_t control_byte;
2014 uint8_t port_id[3];
2015 };
2016
2017 struct ct_sns_rsp {
2018 struct ct_rsp_hdr header;
2019
2020 union {
2021 struct {
2022 uint8_t port_type;
2023 uint8_t port_id[3];
2024 uint8_t port_name[8];
2025 uint8_t sym_port_name_len;
2026 uint8_t sym_port_name[255];
2027 uint8_t node_name[8];
2028 uint8_t sym_node_name_len;
2029 uint8_t sym_node_name[255];
2030 uint8_t init_proc_assoc[8];
2031 uint8_t node_ip_addr[16];
2032 uint8_t class_of_service[4];
2033 uint8_t fc4_types[32];
2034 uint8_t ip_address[16];
2035 uint8_t fabric_port_name[8];
2036 uint8_t reserved;
2037 uint8_t hard_address[3];
2038 } ga_nxt;
2039
2040 struct {
2041 struct ct_sns_gid_pt_data entries[MAX_FIBRE_DEVICES];
2042 } gid_pt;
2043
2044 struct {
2045 uint8_t port_name[8];
2046 } gpn_id;
2047
2048 struct {
2049 uint8_t node_name[8];
2050 } gnn_id;
2051
2052 struct {
2053 uint8_t fc4_types[32];
2054 } gft_id;
2055
2056 struct {
2057 uint32_t entry_count;
2058 uint8_t port_name[8];
2059 struct ct_fdmi_hba_attributes attrs;
2060 } ghat;
2061
2062 struct {
2063 uint8_t port_name[8];
2064 } gfpn_id;
2065
2066 struct {
2067 uint16_t speeds;
2068 uint16_t speed;
2069 } gpsc;
2070
2071 #define GFF_FCP_SCSI_OFFSET 7
2072 struct {
2073 uint8_t fc4_features[128];
2074 } gff_id;
2075 } rsp;
2076 };
2077
2078 struct ct_sns_pkt {
2079 union {
2080 struct ct_sns_req req;
2081 struct ct_sns_rsp rsp;
2082 } p;
2083 };
2084
2085 /*
2086 * SNS command structures -- for 2200 compatability.
2087 */
2088 #define RFT_ID_SNS_SCMD_LEN 22
2089 #define RFT_ID_SNS_CMD_SIZE 60
2090 #define RFT_ID_SNS_DATA_SIZE 16
2091
2092 #define RNN_ID_SNS_SCMD_LEN 10
2093 #define RNN_ID_SNS_CMD_SIZE 36
2094 #define RNN_ID_SNS_DATA_SIZE 16
2095
2096 #define GA_NXT_SNS_SCMD_LEN 6
2097 #define GA_NXT_SNS_CMD_SIZE 28
2098 #define GA_NXT_SNS_DATA_SIZE (620 + 16)
2099
2100 #define GID_PT_SNS_SCMD_LEN 6
2101 #define GID_PT_SNS_CMD_SIZE 28
2102 #define GID_PT_SNS_DATA_SIZE (MAX_FIBRE_DEVICES * 4 + 16)
2103
2104 #define GPN_ID_SNS_SCMD_LEN 6
2105 #define GPN_ID_SNS_CMD_SIZE 28
2106 #define GPN_ID_SNS_DATA_SIZE (8 + 16)
2107
2108 #define GNN_ID_SNS_SCMD_LEN 6
2109 #define GNN_ID_SNS_CMD_SIZE 28
2110 #define GNN_ID_SNS_DATA_SIZE (8 + 16)
2111
2112 struct sns_cmd_pkt {
2113 union {
2114 struct {
2115 uint16_t buffer_length;
2116 uint16_t reserved_1;
2117 uint32_t buffer_address[2];
2118 uint16_t subcommand_length;
2119 uint16_t reserved_2;
2120 uint16_t subcommand;
2121 uint16_t size;
2122 uint32_t reserved_3;
2123 uint8_t param[36];
2124 } cmd;
2125
2126 uint8_t rft_data[RFT_ID_SNS_DATA_SIZE];
2127 uint8_t rnn_data[RNN_ID_SNS_DATA_SIZE];
2128 uint8_t gan_data[GA_NXT_SNS_DATA_SIZE];
2129 uint8_t gid_data[GID_PT_SNS_DATA_SIZE];
2130 uint8_t gpn_data[GPN_ID_SNS_DATA_SIZE];
2131 uint8_t gnn_data[GNN_ID_SNS_DATA_SIZE];
2132 } p;
2133 };
2134
2135 struct fw_blob {
2136 char *name;
2137 uint32_t segs[4];
2138 const struct firmware *fw;
2139 };
2140
2141 /* Return data from MBC_GET_ID_LIST call. */
2142 struct gid_list_info {
2143 uint8_t al_pa;
2144 uint8_t area;
2145 uint8_t domain;
2146 uint8_t loop_id_2100; /* ISP2100/ISP2200 -- 4 bytes. */
2147 uint16_t loop_id; /* ISP23XX -- 6 bytes. */
2148 uint16_t reserved_1; /* ISP24XX -- 8 bytes. */
2149 };
2150 #define GID_LIST_SIZE (sizeof(struct gid_list_info) * MAX_FIBRE_DEVICES)
2151
2152 /* NPIV */
2153 typedef struct vport_info {
2154 uint8_t port_name[WWN_SIZE];
2155 uint8_t node_name[WWN_SIZE];
2156 int vp_id;
2157 uint16_t loop_id;
2158 unsigned long host_no;
2159 uint8_t port_id[3];
2160 int loop_state;
2161 } vport_info_t;
2162
2163 typedef struct vport_params {
2164 uint8_t port_name[WWN_SIZE];
2165 uint8_t node_name[WWN_SIZE];
2166 uint32_t options;
2167 #define VP_OPTS_RETRY_ENABLE BIT_0
2168 #define VP_OPTS_VP_DISABLE BIT_1
2169 } vport_params_t;
2170
2171 /* NPIV - return codes of VP create and modify */
2172 #define VP_RET_CODE_OK 0
2173 #define VP_RET_CODE_FATAL 1
2174 #define VP_RET_CODE_WRONG_ID 2
2175 #define VP_RET_CODE_WWPN 3
2176 #define VP_RET_CODE_RESOURCES 4
2177 #define VP_RET_CODE_NO_MEM 5
2178 #define VP_RET_CODE_NOT_FOUND 6
2179
2180 struct qla_hw_data;
2181 struct rsp_que;
2182 /*
2183 * ISP operations
2184 */
2185 struct isp_operations {
2186
2187 int (*pci_config) (struct scsi_qla_host *);
2188 void (*reset_chip) (struct scsi_qla_host *);
2189 int (*chip_diag) (struct scsi_qla_host *);
2190 void (*config_rings) (struct scsi_qla_host *);
2191 void (*reset_adapter) (struct scsi_qla_host *);
2192 int (*nvram_config) (struct scsi_qla_host *);
2193 void (*update_fw_options) (struct scsi_qla_host *);
2194 int (*load_risc) (struct scsi_qla_host *, uint32_t *);
2195
2196 char * (*pci_info_str) (struct scsi_qla_host *, char *);
2197 char * (*fw_version_str) (struct scsi_qla_host *, char *);
2198
2199 irq_handler_t intr_handler;
2200 void (*enable_intrs) (struct qla_hw_data *);
2201 void (*disable_intrs) (struct qla_hw_data *);
2202
2203 int (*abort_command) (srb_t *);
2204 int (*target_reset) (struct fc_port *, unsigned int, int);
2205 int (*lun_reset) (struct fc_port *, unsigned int, int);
2206 int (*fabric_login) (struct scsi_qla_host *, uint16_t, uint8_t,
2207 uint8_t, uint8_t, uint16_t *, uint8_t);
2208 int (*fabric_logout) (struct scsi_qla_host *, uint16_t, uint8_t,
2209 uint8_t, uint8_t);
2210
2211 uint16_t (*calc_req_entries) (uint16_t);
2212 void (*build_iocbs) (srb_t *, cmd_entry_t *, uint16_t);
2213 void * (*prep_ms_iocb) (struct scsi_qla_host *, uint32_t, uint32_t);
2214 void * (*prep_ms_fdmi_iocb) (struct scsi_qla_host *, uint32_t,
2215 uint32_t);
2216
2217 uint8_t * (*read_nvram) (struct scsi_qla_host *, uint8_t *,
2218 uint32_t, uint32_t);
2219 int (*write_nvram) (struct scsi_qla_host *, uint8_t *, uint32_t,
2220 uint32_t);
2221
2222 void (*fw_dump) (struct scsi_qla_host *, int);
2223
2224 int (*beacon_on) (struct scsi_qla_host *);
2225 int (*beacon_off) (struct scsi_qla_host *);
2226 void (*beacon_blink) (struct scsi_qla_host *);
2227
2228 uint8_t * (*read_optrom) (struct scsi_qla_host *, uint8_t *,
2229 uint32_t, uint32_t);
2230 int (*write_optrom) (struct scsi_qla_host *, uint8_t *, uint32_t,
2231 uint32_t);
2232
2233 int (*get_flash_version) (struct scsi_qla_host *, void *);
2234 int (*start_scsi) (srb_t *);
2235 int (*abort_isp) (struct scsi_qla_host *);
2236 };
2237
2238 /* MSI-X Support *************************************************************/
2239
2240 #define QLA_MSIX_CHIP_REV_24XX 3
2241 #define QLA_MSIX_FW_MODE(m) (((m) & (BIT_7|BIT_8|BIT_9)) >> 7)
2242 #define QLA_MSIX_FW_MODE_1(m) (QLA_MSIX_FW_MODE(m) == 1)
2243
2244 #define QLA_MSIX_DEFAULT 0x00
2245 #define QLA_MSIX_RSP_Q 0x01
2246
2247 #define QLA_MIDX_DEFAULT 0
2248 #define QLA_MIDX_RSP_Q 1
2249 #define QLA_PCI_MSIX_CONTROL 0xa2
2250
2251 struct scsi_qla_host;
2252
2253 struct qla_msix_entry {
2254 int have_irq;
2255 uint32_t vector;
2256 uint16_t entry;
2257 struct rsp_que *rsp;
2258 };
2259
2260 #define WATCH_INTERVAL 1 /* number of seconds */
2261
2262 /* Work events. */
2263 enum qla_work_type {
2264 QLA_EVT_AEN,
2265 QLA_EVT_IDC_ACK,
2266 QLA_EVT_ASYNC_LOGIN,
2267 QLA_EVT_ASYNC_LOGIN_DONE,
2268 QLA_EVT_ASYNC_LOGOUT,
2269 QLA_EVT_ASYNC_LOGOUT_DONE,
2270 QLA_EVT_ASYNC_ADISC,
2271 QLA_EVT_ASYNC_ADISC_DONE,
2272 QLA_EVT_UEVENT,
2273 };
2274
2275
2276 struct qla_work_evt {
2277 struct list_head list;
2278 enum qla_work_type type;
2279 u32 flags;
2280 #define QLA_EVT_FLAG_FREE 0x1
2281
2282 union {
2283 struct {
2284 enum fc_host_event_code code;
2285 u32 data;
2286 } aen;
2287 struct {
2288 #define QLA_IDC_ACK_REGS 7
2289 uint16_t mb[QLA_IDC_ACK_REGS];
2290 } idc_ack;
2291 struct {
2292 struct fc_port *fcport;
2293 #define QLA_LOGIO_LOGIN_RETRIED BIT_0
2294 u16 data[2];
2295 } logio;
2296 struct {
2297 u32 code;
2298 #define QLA_UEVENT_CODE_FW_DUMP 0
2299 } uevent;
2300 } u;
2301 };
2302
2303 struct qla_chip_state_84xx {
2304 struct list_head list;
2305 struct kref kref;
2306
2307 void *bus;
2308 spinlock_t access_lock;
2309 struct mutex fw_update_mutex;
2310 uint32_t fw_update;
2311 uint32_t op_fw_version;
2312 uint32_t op_fw_size;
2313 uint32_t op_fw_seq_size;
2314 uint32_t diag_fw_version;
2315 uint32_t gold_fw_version;
2316 };
2317
2318 struct qla_statistics {
2319 uint32_t total_isp_aborts;
2320 uint64_t input_bytes;
2321 uint64_t output_bytes;
2322 };
2323
2324 /* Multi queue support */
2325 #define MBC_INITIALIZE_MULTIQ 0x1f
2326 #define QLA_QUE_PAGE 0X1000
2327 #define QLA_MQ_SIZE 32
2328 #define QLA_MAX_QUEUES 256
2329 #define ISP_QUE_REG(ha, id) \
2330 ((ha->mqenable) ? \
2331 ((void *)(ha->mqiobase) +\
2332 (QLA_QUE_PAGE * id)) :\
2333 ((void *)(ha->iobase)))
2334 #define QLA_REQ_QUE_ID(tag) \
2335 ((tag < QLA_MAX_QUEUES && tag > 0) ? tag : 0)
2336 #define QLA_DEFAULT_QUE_QOS 5
2337 #define QLA_PRECONFIG_VPORTS 32
2338 #define QLA_MAX_VPORTS_QLA24XX 128
2339 #define QLA_MAX_VPORTS_QLA25XX 256
2340 /* Response queue data structure */
2341 struct rsp_que {
2342 dma_addr_t dma;
2343 response_t *ring;
2344 response_t *ring_ptr;
2345 uint32_t __iomem *rsp_q_in; /* FWI2-capable only. */
2346 uint32_t __iomem *rsp_q_out;
2347 uint16_t ring_index;
2348 uint16_t out_ptr;
2349 uint16_t length;
2350 uint16_t options;
2351 uint16_t rid;
2352 uint16_t id;
2353 uint16_t vp_idx;
2354 struct qla_hw_data *hw;
2355 struct qla_msix_entry *msix;
2356 struct req_que *req;
2357 srb_t *status_srb; /* status continuation entry */
2358 struct work_struct q_work;
2359 };
2360
2361 /* Request queue data structure */
2362 struct req_que {
2363 dma_addr_t dma;
2364 request_t *ring;
2365 request_t *ring_ptr;
2366 uint32_t __iomem *req_q_in; /* FWI2-capable only. */
2367 uint32_t __iomem *req_q_out;
2368 uint16_t ring_index;
2369 uint16_t in_ptr;
2370 uint16_t cnt;
2371 uint16_t length;
2372 uint16_t options;
2373 uint16_t rid;
2374 uint16_t id;
2375 uint16_t qos;
2376 uint16_t vp_idx;
2377 struct rsp_que *rsp;
2378 srb_t *outstanding_cmds[MAX_OUTSTANDING_COMMANDS];
2379 uint32_t current_outstanding_cmd;
2380 int max_q_depth;
2381 };
2382
2383 /* Place holder for FW buffer parameters */
2384 struct qlfc_fw {
2385 void *fw_buf;
2386 dma_addr_t fw_dma;
2387 uint32_t len;
2388 };
2389
2390 /*
2391 * Qlogic host adapter specific data structure.
2392 */
2393 struct qla_hw_data {
2394 struct pci_dev *pdev;
2395 /* SRB cache. */
2396 #define SRB_MIN_REQ 128
2397 mempool_t *srb_mempool;
2398
2399 volatile struct {
2400 uint32_t mbox_int :1;
2401 uint32_t mbox_busy :1;
2402
2403 uint32_t disable_risc_code_load :1;
2404 uint32_t enable_64bit_addressing :1;
2405 uint32_t enable_lip_reset :1;
2406 uint32_t enable_target_reset :1;
2407 uint32_t enable_lip_full_login :1;
2408 uint32_t enable_led_scheme :1;
2409 uint32_t inta_enabled :1;
2410 uint32_t msi_enabled :1;
2411 uint32_t msix_enabled :1;
2412 uint32_t disable_serdes :1;
2413 uint32_t gpsc_supported :1;
2414 uint32_t npiv_supported :1;
2415 uint32_t pci_channel_io_perm_failure :1;
2416 uint32_t fce_enabled :1;
2417 uint32_t fac_supported :1;
2418 uint32_t chip_reset_done :1;
2419 uint32_t port0 :1;
2420 uint32_t running_gold_fw :1;
2421 uint32_t eeh_busy :1;
2422 uint32_t cpu_affinity_enabled :1;
2423 uint32_t disable_msix_handshake :1;
2424 uint32_t fcp_prio_enabled :1;
2425 uint32_t fw_hung :1;
2426 } flags;
2427
2428 /* This spinlock is used to protect "io transactions", you must
2429 * acquire it before doing any IO to the card, eg with RD_REG*() and
2430 * WRT_REG*() for the duration of your entire commandtransaction.
2431 *
2432 * This spinlock is of lower priority than the io request lock.
2433 */
2434
2435 spinlock_t hardware_lock ____cacheline_aligned;
2436 int bars;
2437 int mem_only;
2438 device_reg_t __iomem *iobase; /* Base I/O address */
2439 resource_size_t pio_address;
2440
2441 #define MIN_IOBASE_LEN 0x100
2442 /* Multi queue data structs */
2443 device_reg_t __iomem *mqiobase;
2444 uint16_t msix_count;
2445 uint8_t mqenable;
2446 struct req_que **req_q_map;
2447 struct rsp_que **rsp_q_map;
2448 unsigned long req_qid_map[(QLA_MAX_QUEUES / 8) / sizeof(unsigned long)];
2449 unsigned long rsp_qid_map[(QLA_MAX_QUEUES / 8) / sizeof(unsigned long)];
2450 uint8_t max_req_queues;
2451 uint8_t max_rsp_queues;
2452 struct qla_npiv_entry *npiv_info;
2453 uint16_t nvram_npiv_size;
2454
2455 uint16_t switch_cap;
2456 #define FLOGI_SEQ_DEL BIT_8
2457 #define FLOGI_MID_SUPPORT BIT_10
2458 #define FLOGI_VSAN_SUPPORT BIT_12
2459 #define FLOGI_SP_SUPPORT BIT_13
2460
2461 uint8_t port_no; /* Physical port of adapter */
2462
2463 /* Timeout timers. */
2464 uint8_t loop_down_abort_time; /* port down timer */
2465 atomic_t loop_down_timer; /* loop down timer */
2466 uint8_t link_down_timeout; /* link down timeout */
2467 uint16_t max_loop_id;
2468
2469 uint16_t fb_rev;
2470 uint16_t min_external_loopid; /* First external loop Id */
2471
2472 #define PORT_SPEED_UNKNOWN 0xFFFF
2473 #define PORT_SPEED_1GB 0x00
2474 #define PORT_SPEED_2GB 0x01
2475 #define PORT_SPEED_4GB 0x03
2476 #define PORT_SPEED_8GB 0x04
2477 #define PORT_SPEED_10GB 0x13
2478 uint16_t link_data_rate; /* F/W operating speed */
2479
2480 uint8_t current_topology;
2481 uint8_t prev_topology;
2482 #define ISP_CFG_NL 1
2483 #define ISP_CFG_N 2
2484 #define ISP_CFG_FL 4
2485 #define ISP_CFG_F 8
2486
2487 uint8_t operating_mode; /* F/W operating mode */
2488 #define LOOP 0
2489 #define P2P 1
2490 #define LOOP_P2P 2
2491 #define P2P_LOOP 3
2492 uint8_t interrupts_on;
2493 uint32_t isp_abort_cnt;
2494
2495 #define PCI_DEVICE_ID_QLOGIC_ISP2532 0x2532
2496 #define PCI_DEVICE_ID_QLOGIC_ISP8432 0x8432
2497 #define PCI_DEVICE_ID_QLOGIC_ISP8001 0x8001
2498 uint32_t device_type;
2499 #define DT_ISP2100 BIT_0
2500 #define DT_ISP2200 BIT_1
2501 #define DT_ISP2300 BIT_2
2502 #define DT_ISP2312 BIT_3
2503 #define DT_ISP2322 BIT_4
2504 #define DT_ISP6312 BIT_5
2505 #define DT_ISP6322 BIT_6
2506 #define DT_ISP2422 BIT_7
2507 #define DT_ISP2432 BIT_8
2508 #define DT_ISP5422 BIT_9
2509 #define DT_ISP5432 BIT_10
2510 #define DT_ISP2532 BIT_11
2511 #define DT_ISP8432 BIT_12
2512 #define DT_ISP8001 BIT_13
2513 #define DT_ISP8021 BIT_14
2514 #define DT_ISP_LAST (DT_ISP8021 << 1)
2515
2516 #define DT_IIDMA BIT_26
2517 #define DT_FWI2 BIT_27
2518 #define DT_ZIO_SUPPORTED BIT_28
2519 #define DT_OEM_001 BIT_29
2520 #define DT_ISP2200A BIT_30
2521 #define DT_EXTENDED_IDS BIT_31
2522 #define DT_MASK(ha) ((ha)->device_type & (DT_ISP_LAST - 1))
2523 #define IS_QLA2100(ha) (DT_MASK(ha) & DT_ISP2100)
2524 #define IS_QLA2200(ha) (DT_MASK(ha) & DT_ISP2200)
2525 #define IS_QLA2300(ha) (DT_MASK(ha) & DT_ISP2300)
2526 #define IS_QLA2312(ha) (DT_MASK(ha) & DT_ISP2312)
2527 #define IS_QLA2322(ha) (DT_MASK(ha) & DT_ISP2322)
2528 #define IS_QLA6312(ha) (DT_MASK(ha) & DT_ISP6312)
2529 #define IS_QLA6322(ha) (DT_MASK(ha) & DT_ISP6322)
2530 #define IS_QLA2422(ha) (DT_MASK(ha) & DT_ISP2422)
2531 #define IS_QLA2432(ha) (DT_MASK(ha) & DT_ISP2432)
2532 #define IS_QLA5422(ha) (DT_MASK(ha) & DT_ISP5422)
2533 #define IS_QLA5432(ha) (DT_MASK(ha) & DT_ISP5432)
2534 #define IS_QLA2532(ha) (DT_MASK(ha) & DT_ISP2532)
2535 #define IS_QLA8432(ha) (DT_MASK(ha) & DT_ISP8432)
2536 #define IS_QLA8001(ha) (DT_MASK(ha) & DT_ISP8001)
2537 #define IS_QLA82XX(ha) (DT_MASK(ha) & DT_ISP8021)
2538
2539 #define IS_QLA23XX(ha) (IS_QLA2300(ha) || IS_QLA2312(ha) || IS_QLA2322(ha) || \
2540 IS_QLA6312(ha) || IS_QLA6322(ha))
2541 #define IS_QLA24XX(ha) (IS_QLA2422(ha) || IS_QLA2432(ha))
2542 #define IS_QLA54XX(ha) (IS_QLA5422(ha) || IS_QLA5432(ha))
2543 #define IS_QLA25XX(ha) (IS_QLA2532(ha))
2544 #define IS_QLA84XX(ha) (IS_QLA8432(ha))
2545 #define IS_QLA24XX_TYPE(ha) (IS_QLA24XX(ha) || IS_QLA54XX(ha) || \
2546 IS_QLA84XX(ha))
2547 #define IS_QLA81XX(ha) (IS_QLA8001(ha))
2548 #define IS_QLA8XXX_TYPE(ha) (IS_QLA81XX(ha) || IS_QLA82XX(ha))
2549 #define IS_QLA2XXX_MIDTYPE(ha) (IS_QLA24XX(ha) || IS_QLA84XX(ha) || \
2550 IS_QLA25XX(ha) || IS_QLA81XX(ha) || \
2551 IS_QLA82XX(ha))
2552 #define IS_MSIX_NACK_CAPABLE(ha) (IS_QLA81XX(ha))
2553 #define IS_NOPOLLING_TYPE(ha) ((IS_QLA25XX(ha) || IS_QLA81XX(ha)) && \
2554 (ha)->flags.msix_enabled)
2555 #define IS_FAC_REQUIRED(ha) (IS_QLA81XX(ha))
2556 #define IS_NOCACHE_VPD_TYPE(ha) (IS_QLA81XX(ha))
2557 #define IS_ALOGIO_CAPABLE(ha) (IS_QLA23XX(ha) || IS_FWI2_CAPABLE(ha))
2558
2559 #define IS_IIDMA_CAPABLE(ha) ((ha)->device_type & DT_IIDMA)
2560 #define IS_FWI2_CAPABLE(ha) ((ha)->device_type & DT_FWI2)
2561 #define IS_ZIO_SUPPORTED(ha) ((ha)->device_type & DT_ZIO_SUPPORTED)
2562 #define IS_OEM_001(ha) ((ha)->device_type & DT_OEM_001)
2563 #define HAS_EXTENDED_IDS(ha) ((ha)->device_type & DT_EXTENDED_IDS)
2564
2565 /* HBA serial number */
2566 uint8_t serial0;
2567 uint8_t serial1;
2568 uint8_t serial2;
2569
2570 /* NVRAM configuration data */
2571 #define MAX_NVRAM_SIZE 4096
2572 #define VPD_OFFSET MAX_NVRAM_SIZE / 2
2573 uint16_t nvram_size;
2574 uint16_t nvram_base;
2575 void *nvram;
2576 uint16_t vpd_size;
2577 uint16_t vpd_base;
2578 void *vpd;
2579
2580 uint16_t loop_reset_delay;
2581 uint8_t retry_count;
2582 uint8_t login_timeout;
2583 uint16_t r_a_tov;
2584 int port_down_retry_count;
2585 uint8_t mbx_count;
2586
2587 uint32_t login_retry_count;
2588 /* SNS command interfaces. */
2589 ms_iocb_entry_t *ms_iocb;
2590 dma_addr_t ms_iocb_dma;
2591 struct ct_sns_pkt *ct_sns;
2592 dma_addr_t ct_sns_dma;
2593 /* SNS command interfaces for 2200. */
2594 struct sns_cmd_pkt *sns_cmd;
2595 dma_addr_t sns_cmd_dma;
2596
2597 #define SFP_DEV_SIZE 256
2598 #define SFP_BLOCK_SIZE 64
2599 void *sfp_data;
2600 dma_addr_t sfp_data_dma;
2601
2602 uint8_t *edc_data;
2603 dma_addr_t edc_data_dma;
2604 uint16_t edc_data_len;
2605
2606 #define XGMAC_DATA_SIZE 4096
2607 void *xgmac_data;
2608 dma_addr_t xgmac_data_dma;
2609
2610 #define DCBX_TLV_DATA_SIZE 4096
2611 void *dcbx_tlv;
2612 dma_addr_t dcbx_tlv_dma;
2613
2614 struct task_struct *dpc_thread;
2615 uint8_t dpc_active; /* DPC routine is active */
2616
2617 dma_addr_t gid_list_dma;
2618 struct gid_list_info *gid_list;
2619 int gid_list_info_size;
2620
2621 /* Small DMA pool allocations -- maximum 256 bytes in length. */
2622 #define DMA_POOL_SIZE 256
2623 struct dma_pool *s_dma_pool;
2624
2625 dma_addr_t init_cb_dma;
2626 init_cb_t *init_cb;
2627 int init_cb_size;
2628 dma_addr_t ex_init_cb_dma;
2629 struct ex_init_cb_81xx *ex_init_cb;
2630
2631 void *async_pd;
2632 dma_addr_t async_pd_dma;
2633
2634 /* These are used by mailbox operations. */
2635 volatile uint16_t mailbox_out[MAILBOX_REGISTER_COUNT];
2636
2637 mbx_cmd_t *mcp;
2638 unsigned long mbx_cmd_flags;
2639 #define MBX_INTERRUPT 1
2640 #define MBX_INTR_WAIT 2
2641 #define MBX_UPDATE_FLASH_ACTIVE 3
2642
2643 struct mutex vport_lock; /* Virtual port synchronization */
2644 spinlock_t vport_slock; /* order is hardware_lock, then vport_slock */
2645 struct completion mbx_cmd_comp; /* Serialize mbx access */
2646 struct completion mbx_intr_comp; /* Used for completion notification */
2647 struct completion dcbx_comp; /* For set port config notification */
2648 int notify_dcbx_comp;
2649
2650 /* Basic firmware related information. */
2651 uint16_t fw_major_version;
2652 uint16_t fw_minor_version;
2653 uint16_t fw_subminor_version;
2654 uint16_t fw_attributes;
2655 uint32_t fw_memory_size;
2656 uint32_t fw_transfer_size;
2657 uint32_t fw_srisc_address;
2658 #define RISC_START_ADDRESS_2100 0x1000
2659 #define RISC_START_ADDRESS_2300 0x800
2660 #define RISC_START_ADDRESS_2400 0x100000
2661 uint16_t fw_xcb_count;
2662
2663 uint16_t fw_options[16]; /* slots: 1,2,3,10,11 */
2664 uint8_t fw_seriallink_options[4];
2665 uint16_t fw_seriallink_options24[4];
2666
2667 uint8_t mpi_version[3];
2668 uint32_t mpi_capabilities;
2669 uint8_t phy_version[3];
2670
2671 /* Firmware dump information. */
2672 struct qla2xxx_fw_dump *fw_dump;
2673 uint32_t fw_dump_len;
2674 int fw_dumped;
2675 int fw_dump_reading;
2676 dma_addr_t eft_dma;
2677 void *eft;
2678
2679 uint32_t chain_offset;
2680 struct dentry *dfs_dir;
2681 struct dentry *dfs_fce;
2682 dma_addr_t fce_dma;
2683 void *fce;
2684 uint32_t fce_bufs;
2685 uint16_t fce_mb[8];
2686 uint64_t fce_wr, fce_rd;
2687 struct mutex fce_mutex;
2688
2689 uint32_t pci_attr;
2690 uint16_t chip_revision;
2691
2692 uint16_t product_id[4];
2693
2694 uint8_t model_number[16+1];
2695 #define BINZERO "\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"
2696 char model_desc[80];
2697 uint8_t adapter_id[16+1];
2698
2699 /* Option ROM information. */
2700 char *optrom_buffer;
2701 uint32_t optrom_size;
2702 int optrom_state;
2703 #define QLA_SWAITING 0
2704 #define QLA_SREADING 1
2705 #define QLA_SWRITING 2
2706 uint32_t optrom_region_start;
2707 uint32_t optrom_region_size;
2708
2709 /* PCI expansion ROM image information. */
2710 #define ROM_CODE_TYPE_BIOS 0
2711 #define ROM_CODE_TYPE_FCODE 1
2712 #define ROM_CODE_TYPE_EFI 3
2713 uint8_t bios_revision[2];
2714 uint8_t efi_revision[2];
2715 uint8_t fcode_revision[16];
2716 uint32_t fw_revision[4];
2717
2718 uint32_t gold_fw_version[4];
2719
2720 /* Offsets for flash/nvram access (set to ~0 if not used). */
2721 uint32_t flash_conf_off;
2722 uint32_t flash_data_off;
2723 uint32_t nvram_conf_off;
2724 uint32_t nvram_data_off;
2725
2726 uint32_t fdt_wrt_disable;
2727 uint32_t fdt_erase_cmd;
2728 uint32_t fdt_block_size;
2729 uint32_t fdt_unprotect_sec_cmd;
2730 uint32_t fdt_protect_sec_cmd;
2731
2732 uint32_t flt_region_flt;
2733 uint32_t flt_region_fdt;
2734 uint32_t flt_region_boot;
2735 uint32_t flt_region_fw;
2736 uint32_t flt_region_vpd_nvram;
2737 uint32_t flt_region_vpd;
2738 uint32_t flt_region_nvram;
2739 uint32_t flt_region_npiv_conf;
2740 uint32_t flt_region_gold_fw;
2741 uint32_t flt_region_fcp_prio;
2742 uint32_t flt_region_bootload;
2743
2744 /* Needed for BEACON */
2745 uint16_t beacon_blink_led;
2746 uint8_t beacon_color_state;
2747 #define QLA_LED_GRN_ON 0x01
2748 #define QLA_LED_YLW_ON 0x02
2749 #define QLA_LED_ABR_ON 0x04
2750 #define QLA_LED_ALL_ON 0x07 /* yellow, green, amber. */
2751 /* ISP2322: red, green, amber. */
2752 uint16_t zio_mode;
2753 uint16_t zio_timer;
2754 struct fc_host_statistics fc_host_stat;
2755
2756 struct qla_msix_entry *msix_entries;
2757
2758 struct list_head vp_list; /* list of VP */
2759 unsigned long vp_idx_map[(MAX_MULTI_ID_FABRIC / 8) /
2760 sizeof(unsigned long)];
2761 uint16_t num_vhosts; /* number of vports created */
2762 uint16_t num_vsans; /* number of vsan created */
2763 uint16_t max_npiv_vports; /* 63 or 125 per topoloty */
2764 int cur_vport_count;
2765
2766 struct qla_chip_state_84xx *cs84xx;
2767 struct qla_statistics qla_stats;
2768 struct isp_operations *isp_ops;
2769 struct workqueue_struct *wq;
2770 struct qlfc_fw fw_buf;
2771
2772 /* FCP_CMND priority support */
2773 struct qla_fcp_prio_cfg *fcp_prio_cfg;
2774
2775 struct dma_pool *dl_dma_pool;
2776 #define DSD_LIST_DMA_POOL_SIZE 512
2777
2778 struct dma_pool *fcp_cmnd_dma_pool;
2779 mempool_t *ctx_mempool;
2780 #define FCP_CMND_DMA_POOL_SIZE 512
2781
2782 unsigned long nx_pcibase; /* Base I/O address */
2783 uint8_t *nxdb_rd_ptr; /* Doorbell read pointer */
2784 unsigned long nxdb_wr_ptr; /* Door bell write pointer */
2785
2786 uint32_t crb_win;
2787 uint32_t curr_window;
2788 uint32_t ddr_mn_window;
2789 unsigned long mn_win_crb;
2790 unsigned long ms_win_crb;
2791 int qdr_sn_window;
2792 uint32_t nx_dev_init_timeout;
2793 uint32_t nx_reset_timeout;
2794 rwlock_t hw_lock;
2795 uint16_t portnum; /* port number */
2796 int link_width;
2797 struct fw_blob *hablob;
2798 struct qla82xx_legacy_intr_set nx_legacy_intr;
2799
2800 uint16_t gbl_dsd_inuse;
2801 uint16_t gbl_dsd_avail;
2802 struct list_head gbl_dsd_list;
2803 #define NUM_DSD_CHAIN 4096
2804
2805 uint8_t fw_type;
2806 __le32 file_prd_off; /* File firmware product offset */
2807 };
2808
2809 /*
2810 * Qlogic scsi host structure
2811 */
2812 typedef struct scsi_qla_host {
2813 struct list_head list;
2814 struct list_head vp_fcports; /* list of fcports */
2815 struct list_head work_list;
2816 spinlock_t work_lock;
2817
2818 /* Commonly used flags and state information. */
2819 struct Scsi_Host *host;
2820 unsigned long host_no;
2821 uint8_t host_str[16];
2822
2823 volatile struct {
2824 uint32_t init_done :1;
2825 uint32_t online :1;
2826 uint32_t rscn_queue_overflow :1;
2827 uint32_t reset_active :1;
2828
2829 uint32_t management_server_logged_in :1;
2830 uint32_t process_response_queue :1;
2831 uint32_t difdix_supported:1;
2832 uint32_t delete_progress:1;
2833 } flags;
2834
2835 atomic_t loop_state;
2836 #define LOOP_TIMEOUT 1
2837 #define LOOP_DOWN 2
2838 #define LOOP_UP 3
2839 #define LOOP_UPDATE 4
2840 #define LOOP_READY 5
2841 #define LOOP_DEAD 6
2842
2843 unsigned long dpc_flags;
2844 #define RESET_MARKER_NEEDED 0 /* Send marker to ISP. */
2845 #define RESET_ACTIVE 1
2846 #define ISP_ABORT_NEEDED 2 /* Initiate ISP abort. */
2847 #define ABORT_ISP_ACTIVE 3 /* ISP abort in progress. */
2848 #define LOOP_RESYNC_NEEDED 4 /* Device Resync needed. */
2849 #define LOOP_RESYNC_ACTIVE 5
2850 #define LOCAL_LOOP_UPDATE 6 /* Perform a local loop update. */
2851 #define RSCN_UPDATE 7 /* Perform an RSCN update. */
2852 #define RELOGIN_NEEDED 8
2853 #define REGISTER_FC4_NEEDED 9 /* SNS FC4 registration required. */
2854 #define ISP_ABORT_RETRY 10 /* ISP aborted. */
2855 #define BEACON_BLINK_NEEDED 11
2856 #define REGISTER_FDMI_NEEDED 12
2857 #define FCPORT_UPDATE_NEEDED 13
2858 #define VP_DPC_NEEDED 14 /* wake up for VP dpc handling */
2859 #define UNLOADING 15
2860 #define NPIV_CONFIG_NEEDED 16
2861 #define ISP_UNRECOVERABLE 17
2862 #define FCOE_CTX_RESET_NEEDED 18 /* Initiate FCoE context reset */
2863
2864 uint32_t device_flags;
2865 #define SWITCH_FOUND BIT_0
2866 #define DFLG_NO_CABLE BIT_1
2867 #define DFLG_DEV_FAILED BIT_5
2868
2869 /* ISP configuration data. */
2870 uint16_t loop_id; /* Host adapter loop id */
2871
2872 port_id_t d_id; /* Host adapter port id */
2873 uint8_t marker_needed;
2874 uint16_t mgmt_svr_loop_id;
2875
2876
2877
2878 /* RSCN queue. */
2879 uint32_t rscn_queue[MAX_RSCN_COUNT];
2880 uint8_t rscn_in_ptr;
2881 uint8_t rscn_out_ptr;
2882
2883 /* Timeout timers. */
2884 uint8_t loop_down_abort_time; /* port down timer */
2885 atomic_t loop_down_timer; /* loop down timer */
2886 uint8_t link_down_timeout; /* link down timeout */
2887
2888 uint32_t timer_active;
2889 struct timer_list timer;
2890
2891 uint8_t node_name[WWN_SIZE];
2892 uint8_t port_name[WWN_SIZE];
2893 uint8_t fabric_node_name[WWN_SIZE];
2894
2895 uint16_t fcoe_vlan_id;
2896 uint16_t fcoe_fcf_idx;
2897 uint8_t fcoe_vn_port_mac[6];
2898
2899 uint32_t vp_abort_cnt;
2900
2901 struct fc_vport *fc_vport; /* holds fc_vport * for each vport */
2902 uint16_t vp_idx; /* vport ID */
2903
2904 unsigned long vp_flags;
2905 #define VP_IDX_ACQUIRED 0 /* bit no 0 */
2906 #define VP_CREATE_NEEDED 1
2907 #define VP_BIND_NEEDED 2
2908 #define VP_DELETE_NEEDED 3
2909 #define VP_SCR_NEEDED 4 /* State Change Request registration */
2910 atomic_t vp_state;
2911 #define VP_OFFLINE 0
2912 #define VP_ACTIVE 1
2913 #define VP_FAILED 2
2914 // #define VP_DISABLE 3
2915 uint16_t vp_err_state;
2916 uint16_t vp_prev_err_state;
2917 #define VP_ERR_UNKWN 0
2918 #define VP_ERR_PORTDWN 1
2919 #define VP_ERR_FAB_UNSUPPORTED 2
2920 #define VP_ERR_FAB_NORESOURCES 3
2921 #define VP_ERR_FAB_LOGOUT 4
2922 #define VP_ERR_ADAP_NORESOURCES 5
2923 struct qla_hw_data *hw;
2924 struct req_que *req;
2925 int fw_heartbeat_counter;
2926 int seconds_since_last_heartbeat;
2927
2928 atomic_t vref_count;
2929 } scsi_qla_host_t;
2930
2931 /*
2932 * Macros to help code, maintain, etc.
2933 */
2934 #define LOOP_TRANSITION(ha) \
2935 (test_bit(ISP_ABORT_NEEDED, &ha->dpc_flags) || \
2936 test_bit(LOOP_RESYNC_NEEDED, &ha->dpc_flags) || \
2937 atomic_read(&ha->loop_state) == LOOP_DOWN)
2938
2939 #define QLA_VHA_MARK_BUSY(__vha, __bail) do { \
2940 atomic_inc(&__vha->vref_count); \
2941 mb(); \
2942 if (__vha->flags.delete_progress) { \
2943 atomic_dec(&__vha->vref_count); \
2944 __bail = 1; \
2945 } else { \
2946 __bail = 0; \
2947 } \
2948 } while (0)
2949
2950 #define QLA_VHA_MARK_NOT_BUSY(__vha) do { \
2951 atomic_dec(&__vha->vref_count); \
2952 } while (0)
2953
2954
2955 #define qla_printk(level, ha, format, arg...) \
2956 dev_printk(level , &((ha)->pdev->dev) , format , ## arg)
2957
2958 /*
2959 * qla2x00 local function return status codes
2960 */
2961 #define MBS_MASK 0x3fff
2962
2963 #define QLA_SUCCESS (MBS_COMMAND_COMPLETE & MBS_MASK)
2964 #define QLA_INVALID_COMMAND (MBS_INVALID_COMMAND & MBS_MASK)
2965 #define QLA_INTERFACE_ERROR (MBS_HOST_INTERFACE_ERROR & MBS_MASK)
2966 #define QLA_TEST_FAILED (MBS_TEST_FAILED & MBS_MASK)
2967 #define QLA_COMMAND_ERROR (MBS_COMMAND_ERROR & MBS_MASK)
2968 #define QLA_PARAMETER_ERROR (MBS_COMMAND_PARAMETER_ERROR & MBS_MASK)
2969 #define QLA_PORT_ID_USED (MBS_PORT_ID_USED & MBS_MASK)
2970 #define QLA_LOOP_ID_USED (MBS_LOOP_ID_USED & MBS_MASK)
2971 #define QLA_ALL_IDS_IN_USE (MBS_ALL_IDS_IN_USE & MBS_MASK)
2972 #define QLA_NOT_LOGGED_IN (MBS_NOT_LOGGED_IN & MBS_MASK)
2973
2974 #define QLA_FUNCTION_TIMEOUT 0x100
2975 #define QLA_FUNCTION_PARAMETER_ERROR 0x101
2976 #define QLA_FUNCTION_FAILED 0x102
2977 #define QLA_MEMORY_ALLOC_FAILED 0x103
2978 #define QLA_LOCK_TIMEOUT 0x104
2979 #define QLA_ABORTED 0x105
2980 #define QLA_SUSPENDED 0x106
2981 #define QLA_BUSY 0x107
2982 #define QLA_RSCNS_HANDLED 0x108
2983 #define QLA_ALREADY_REGISTERED 0x109
2984
2985 #define NVRAM_DELAY() udelay(10)
2986
2987 #define INVALID_HANDLE (MAX_OUTSTANDING_COMMANDS+1)
2988
2989 /*
2990 * Flash support definitions
2991 */
2992 #define OPTROM_SIZE_2300 0x20000
2993 #define OPTROM_SIZE_2322 0x100000
2994 #define OPTROM_SIZE_24XX 0x100000
2995 #define OPTROM_SIZE_25XX 0x200000
2996 #define OPTROM_SIZE_81XX 0x400000
2997 #define OPTROM_SIZE_82XX 0x800000
2998
2999 #define OPTROM_BURST_SIZE 0x1000
3000 #define OPTROM_BURST_DWORDS (OPTROM_BURST_SIZE / 4)
3001
3002 #define QLA_DSDS_PER_IOCB 37
3003
3004 #define CMD_SP(Cmnd) ((Cmnd)->SCp.ptr)
3005
3006 enum nexus_wait_type {
3007 WAIT_HOST = 0,
3008 WAIT_TARGET,
3009 WAIT_LUN,
3010 };
3011
3012 #include "qla_gbl.h"
3013 #include "qla_dbg.h"
3014 #include "qla_inline.h"
3015 #endif
Tomato firmware and modifications.