2 * ultra.S: Don't expand these all over the place...
4 * Copyright (C) 1997, 2000, 2008 David S. Miller (davem@davemloft.net)
8 #include <asm/pgtable.h>
10 #include <asm/spitfire.h>
11 #include <asm/mmu_context.h>
15 #include <asm/thread_info.h>
16 #include <asm/cacheflush.h>
17 #include <asm/hypervisor.h>
18 #include <asm/cpudata.h>
20 /* Basically, most of the Spitfire vs. Cheetah madness
21 * has to do with the fact that Cheetah does not support
22 * IMMU flushes out of the secondary context. Someone needs
23 * to throw a south lake birthday party for the folks
24 * in Microelectronics who refused to fix this shit.
27 /* This file is meant to be read efficiently by the CPU, not humans.
28 * Staraj sie tego nikomu nie pierdolnac...
33 __flush_tlb_mm: /* 18 insns */
34 /* %o0=(ctx & TAG_CONTEXT_BITS), %o1=SECONDARY_CONTEXT */
35 ldxa [%o1] ASI_DMMU, %g2
37 bne,pn %icc, __spitfire_flush_tlb_mm_slow
39 stxa %g0, [%g3] ASI_DMMU_DEMAP
40 stxa %g0, [%g3] ASI_IMMU_DEMAP
41 sethi %hi(KERNBASE), %g3
56 .globl __flush_tlb_pending
57 __flush_tlb_pending: /* 26 insns */
58 /* %o0 = context, %o1 = nr, %o2 = vaddrs[] */
61 andn %g7, PSTATE_IE, %g2
63 mov SECONDARY_CONTEXT, %o4
64 ldxa [%o4] ASI_DMMU, %g2
65 stxa %o0, [%o4] ASI_DMMU
66 1: sub %o1, (1 << 3), %o1
72 stxa %g0, [%o3] ASI_IMMU_DEMAP
73 2: stxa %g0, [%o3] ASI_DMMU_DEMAP
77 stxa %g2, [%o4] ASI_DMMU
78 sethi %hi(KERNBASE), %o4
81 wrpr %g7, 0x0, %pstate
88 .globl __flush_tlb_kernel_range
89 __flush_tlb_kernel_range: /* 16 insns */
90 /* %o0=start, %o1=end */
93 sethi %hi(PAGE_SIZE), %o4
96 or %o0, 0x20, %o0 ! Nucleus
97 1: stxa %g0, [%o0 + %o3] ASI_DMMU_DEMAP
98 stxa %g0, [%o0 + %o3] ASI_IMMU_DEMAP
102 2: sethi %hi(KERNBASE), %o3
108 __spitfire_flush_tlb_mm_slow:
110 wrpr %g1, PSTATE_IE, %pstate
111 stxa %o0, [%o1] ASI_DMMU
112 stxa %g0, [%g3] ASI_DMMU_DEMAP
113 stxa %g0, [%g3] ASI_IMMU_DEMAP
115 stxa %g2, [%o1] ASI_DMMU
116 sethi %hi(KERNBASE), %o1
122 * The following code flushes one page_size worth.
124 .section .kprobes.text, "ax"
126 .globl __flush_icache_page
127 __flush_icache_page: /* %o0 = phys_page */
128 srlx %o0, PAGE_SHIFT, %o0
129 sethi %uhi(PAGE_OFFSET), %g1
130 sllx %o0, PAGE_SHIFT, %o0
131 sethi %hi(PAGE_SIZE), %g2
134 1: subcc %g2, 32, %g2
140 #ifdef DCACHE_ALIASING_POSSIBLE
142 #if (PAGE_SHIFT != 13)
143 #error only page shift of 13 is supported by dcache flush
146 #define DTAG_MASK 0x3
148 /* This routine is Spitfire specific so the hardcoded
149 * D-cache size and line-size are OK.
152 .globl __flush_dcache_page
153 __flush_dcache_page: /* %o0=kaddr, %o1=flush_icache */
154 sethi %uhi(PAGE_OFFSET), %g1
156 sub %o0, %g1, %o0 ! physical address
157 srlx %o0, 11, %o0 ! make D-cache TAG
158 sethi %hi(1 << 14), %o2 ! D-cache size
159 sub %o2, (1 << 5), %o2 ! D-cache line size
160 1: ldxa [%o2] ASI_DCACHE_TAG, %o3 ! load D-cache TAG
161 andcc %o3, DTAG_MASK, %g0 ! Valid?
162 be,pn %xcc, 2f ! Nope, branch
163 andn %o3, DTAG_MASK, %o3 ! Clear valid bits
164 cmp %o3, %o0 ! TAG match?
165 bne,pt %xcc, 2f ! Nope, branch
167 stxa %g0, [%o2] ASI_DCACHE_TAG ! Invalidate TAG
170 sub %o2, (1 << 5), %o2 ! D-cache line size
172 /* The I-cache does not snoop local stores so we
173 * better flush that too when necessary.
175 brnz,pt %o1, __flush_icache_page
180 #endif /* DCACHE_ALIASING_POSSIBLE */
184 /* Cheetah specific versions, patched at boot time. */
185 __cheetah_flush_tlb_mm: /* 19 insns */
187 andn %g7, PSTATE_IE, %g2
188 wrpr %g2, 0x0, %pstate
190 mov PRIMARY_CONTEXT, %o2
192 ldxa [%o2] ASI_DMMU, %g2
193 srlx %g2, CTX_PGSZ1_NUC_SHIFT, %o1
194 sllx %o1, CTX_PGSZ1_NUC_SHIFT, %o1
195 or %o0, %o1, %o0 /* Preserve nucleus page size fields */
196 stxa %o0, [%o2] ASI_DMMU
197 stxa %g0, [%g3] ASI_DMMU_DEMAP
198 stxa %g0, [%g3] ASI_IMMU_DEMAP
199 stxa %g2, [%o2] ASI_DMMU
200 sethi %hi(KERNBASE), %o2
204 wrpr %g7, 0x0, %pstate
206 __cheetah_flush_tlb_pending: /* 27 insns */
207 /* %o0 = context, %o1 = nr, %o2 = vaddrs[] */
210 andn %g7, PSTATE_IE, %g2
211 wrpr %g2, 0x0, %pstate
213 mov PRIMARY_CONTEXT, %o4
214 ldxa [%o4] ASI_DMMU, %g2
215 srlx %g2, CTX_PGSZ1_NUC_SHIFT, %o3
216 sllx %o3, CTX_PGSZ1_NUC_SHIFT, %o3
217 or %o0, %o3, %o0 /* Preserve nucleus page size fields */
218 stxa %o0, [%o4] ASI_DMMU
219 1: sub %o1, (1 << 3), %o1
224 stxa %g0, [%o3] ASI_IMMU_DEMAP
225 2: stxa %g0, [%o3] ASI_DMMU_DEMAP
229 stxa %g2, [%o4] ASI_DMMU
230 sethi %hi(KERNBASE), %o4
234 wrpr %g7, 0x0, %pstate
236 #ifdef DCACHE_ALIASING_POSSIBLE
237 __cheetah_flush_dcache_page: /* 11 insns */
238 sethi %uhi(PAGE_OFFSET), %g1
241 sethi %hi(PAGE_SIZE), %o4
242 1: subcc %o4, (1 << 5), %o4
243 stxa %g0, [%o0 + %o4] ASI_DCACHE_INVALIDATE
247 retl /* I-cache flush never needed on Cheetah, see callers. */
249 #endif /* DCACHE_ALIASING_POSSIBLE */
251 /* Hypervisor specific versions, patched at boot time. */
252 __hypervisor_tlb_tl0_error:
255 call hypervisor_tlbop_error
260 __hypervisor_flush_tlb_mm: /* 10 insns */
261 mov %o0, %o2 /* ARG2: mmu context */
262 mov 0, %o0 /* ARG0: CPU lists unimplemented */
263 mov 0, %o1 /* ARG1: CPU lists unimplemented */
264 mov HV_MMU_ALL, %o3 /* ARG3: flags */
265 mov HV_FAST_MMU_DEMAP_CTX, %o5
267 brnz,pn %o0, __hypervisor_tlb_tl0_error
268 mov HV_FAST_MMU_DEMAP_CTX, %o1
272 __hypervisor_flush_tlb_pending: /* 16 insns */
273 /* %o0 = context, %o1 = nr, %o2 = vaddrs[] */
277 1: sub %g1, (1 << 3), %g1
278 ldx [%g2 + %g1], %o0 /* ARG0: vaddr + IMMU-bit */
279 mov %g3, %o1 /* ARG1: mmu context */
280 mov HV_MMU_ALL, %o2 /* ARG2: flags */
281 srlx %o0, PAGE_SHIFT, %o0
282 sllx %o0, PAGE_SHIFT, %o0
283 ta HV_MMU_UNMAP_ADDR_TRAP
284 brnz,pn %o0, __hypervisor_tlb_tl0_error
285 mov HV_MMU_UNMAP_ADDR_TRAP, %o1
291 __hypervisor_flush_tlb_kernel_range: /* 16 insns */
292 /* %o0=start, %o1=end */
295 sethi %hi(PAGE_SIZE), %g3
299 1: add %g1, %g2, %o0 /* ARG0: virtual address */
300 mov 0, %o1 /* ARG1: mmu context */
301 mov HV_MMU_ALL, %o2 /* ARG2: flags */
302 ta HV_MMU_UNMAP_ADDR_TRAP
303 brnz,pn %o0, __hypervisor_tlb_tl0_error
304 mov HV_MMU_UNMAP_ADDR_TRAP, %o1
310 #ifdef DCACHE_ALIASING_POSSIBLE
311 __hypervisor_flush_dcache_page: /* 2 insns */
327 .globl cheetah_patch_cachetlbops
328 cheetah_patch_cachetlbops:
331 sethi %hi(__flush_tlb_mm), %o0
332 or %o0, %lo(__flush_tlb_mm), %o0
333 sethi %hi(__cheetah_flush_tlb_mm), %o1
334 or %o1, %lo(__cheetah_flush_tlb_mm), %o1
338 sethi %hi(__flush_tlb_pending), %o0
339 or %o0, %lo(__flush_tlb_pending), %o0
340 sethi %hi(__cheetah_flush_tlb_pending), %o1
341 or %o1, %lo(__cheetah_flush_tlb_pending), %o1
345 #ifdef DCACHE_ALIASING_POSSIBLE
346 sethi %hi(__flush_dcache_page), %o0
347 or %o0, %lo(__flush_dcache_page), %o0
348 sethi %hi(__cheetah_flush_dcache_page), %o1
349 or %o1, %lo(__cheetah_flush_dcache_page), %o1
352 #endif /* DCACHE_ALIASING_POSSIBLE */
358 /* These are all called by the slaves of a cross call, at
359 * trap level 1, with interrupts fully disabled.
362 * %g5 mm->context (all tlb flushes)
363 * %g1 address arg 1 (tlb page and range flushes)
364 * %g7 address arg 2 (tlb range flush only)
372 .globl xcall_flush_tlb_mm
373 xcall_flush_tlb_mm: /* 21 insns */
374 mov PRIMARY_CONTEXT, %g2
375 ldxa [%g2] ASI_DMMU, %g3
376 srlx %g3, CTX_PGSZ1_NUC_SHIFT, %g4
377 sllx %g4, CTX_PGSZ1_NUC_SHIFT, %g4
378 or %g5, %g4, %g5 /* Preserve nucleus page size fields */
379 stxa %g5, [%g2] ASI_DMMU
381 stxa %g0, [%g4] ASI_DMMU_DEMAP
382 stxa %g0, [%g4] ASI_IMMU_DEMAP
383 stxa %g3, [%g2] ASI_DMMU
396 .globl xcall_flush_tlb_pending
397 xcall_flush_tlb_pending: /* 21 insns */
398 /* %g5=context, %g1=nr, %g7=vaddrs[] */
400 mov PRIMARY_CONTEXT, %g4
401 ldxa [%g4] ASI_DMMU, %g2
402 srlx %g2, CTX_PGSZ1_NUC_SHIFT, %g4
403 sllx %g4, CTX_PGSZ1_NUC_SHIFT, %g4
405 mov PRIMARY_CONTEXT, %g4
406 stxa %g5, [%g4] ASI_DMMU
407 1: sub %g1, (1 << 3), %g1
413 stxa %g0, [%g5] ASI_IMMU_DEMAP
414 2: stxa %g0, [%g5] ASI_DMMU_DEMAP
418 stxa %g2, [%g4] ASI_DMMU
422 .globl xcall_flush_tlb_kernel_range
423 xcall_flush_tlb_kernel_range: /* 25 insns */
424 sethi %hi(PAGE_SIZE - 1), %g2
425 or %g2, %lo(PAGE_SIZE - 1), %g2
431 or %g1, 0x20, %g1 ! Nucleus
432 1: stxa %g0, [%g1 + %g3] ASI_DMMU_DEMAP
433 stxa %g0, [%g1 + %g3] ASI_IMMU_DEMAP
450 /* This runs in a very controlled environment, so we do
451 * not need to worry about BH races etc.
453 .globl xcall_sync_tick
456 661: rdpr %pstate, %g2
457 wrpr %g2, PSTATE_IG | PSTATE_AG, %pstate
458 .section .sun4v_2insn_patch, "ax"
465 wrpr %g0, PIL_NORMAL_MAX, %pil
468 109: or %g7, %lo(109b), %g7
469 #ifdef CONFIG_TRACE_IRQFLAGS
470 call trace_hardirqs_off
473 call smp_synchronize_tick_client
476 ldx [%sp + PTREGS_OFF + PT_V9_TSTATE], %l1
478 .globl xcall_fetch_glob_regs
479 xcall_fetch_glob_regs:
480 sethi %hi(global_reg_snapshot), %g1
481 or %g1, %lo(global_reg_snapshot), %g1
486 stx %g7, [%g1 + GR_SNAP_TSTATE]
488 stx %g7, [%g1 + GR_SNAP_TPC]
490 stx %g7, [%g1 + GR_SNAP_TNPC]
491 stx %o7, [%g1 + GR_SNAP_O7]
492 stx %i7, [%g1 + GR_SNAP_I7]
493 /* Don't try this at home kids... */
499 stx %g7, [%g1 + GR_SNAP_RPC]
500 sethi %hi(trap_block), %g7
501 or %g7, %lo(trap_block), %g7
502 sllx %g2, TRAP_BLOCK_SZ_SHIFT, %g2
504 ldx [%g7 + TRAP_PER_CPU_THREAD], %g3
505 stx %g3, [%g1 + GR_SNAP_THREAD]
508 #ifdef DCACHE_ALIASING_POSSIBLE
510 .globl xcall_flush_dcache_page_cheetah
511 xcall_flush_dcache_page_cheetah: /* %g1 == physical page address */
512 sethi %hi(PAGE_SIZE), %g3
513 1: subcc %g3, (1 << 5), %g3
514 stxa %g0, [%g1 + %g3] ASI_DCACHE_INVALIDATE
520 #endif /* DCACHE_ALIASING_POSSIBLE */
522 .globl xcall_flush_dcache_page_spitfire
523 xcall_flush_dcache_page_spitfire: /* %g1 == physical page address
524 %g7 == kernel page virtual address
525 %g5 == (page->mapping != NULL) */
526 #ifdef DCACHE_ALIASING_POSSIBLE
527 srlx %g1, (13 - 2), %g1 ! Form tag comparitor
528 sethi %hi(L1DCACHE_SIZE), %g3 ! D$ size == 16K
529 sub %g3, (1 << 5), %g3 ! D$ linesize == 32
530 1: ldxa [%g3] ASI_DCACHE_TAG, %g2
538 stxa %g0, [%g3] ASI_DCACHE_TAG
542 sub %g3, (1 << 5), %g3
545 #endif /* DCACHE_ALIASING_POSSIBLE */
546 sethi %hi(PAGE_SIZE), %g3
549 subcc %g3, (1 << 5), %g3
551 add %g7, (1 << 5), %g7
560 __hypervisor_tlb_xcall_error:
566 call hypervisor_tlbop_error_xcall
570 .globl __hypervisor_xcall_flush_tlb_mm
571 __hypervisor_xcall_flush_tlb_mm: /* 21 insns */
572 /* %g5=ctx, g1,g2,g3,g4,g7=scratch, %g6=unusable */
578 clr %o0 /* ARG0: CPU lists unimplemented */
579 clr %o1 /* ARG1: CPU lists unimplemented */
580 mov %g5, %o2 /* ARG2: mmu context */
581 mov HV_MMU_ALL, %o3 /* ARG3: flags */
582 mov HV_FAST_MMU_DEMAP_CTX, %o5
584 mov HV_FAST_MMU_DEMAP_CTX, %g6
585 brnz,pn %o0, __hypervisor_tlb_xcall_error
595 .globl __hypervisor_xcall_flush_tlb_pending
596 __hypervisor_xcall_flush_tlb_pending: /* 21 insns */
597 /* %g5=ctx, %g1=nr, %g7=vaddrs[], %g2,%g3,%g4,g6=scratch */
602 1: sub %g1, (1 << 3), %g1
603 ldx [%g7 + %g1], %o0 /* ARG0: virtual address */
604 mov %g5, %o1 /* ARG1: mmu context */
605 mov HV_MMU_ALL, %o2 /* ARG2: flags */
606 srlx %o0, PAGE_SHIFT, %o0
607 sllx %o0, PAGE_SHIFT, %o0
608 ta HV_MMU_UNMAP_ADDR_TRAP
609 mov HV_MMU_UNMAP_ADDR_TRAP, %g6
610 brnz,a,pn %o0, __hypervisor_tlb_xcall_error
620 .globl __hypervisor_xcall_flush_tlb_kernel_range
621 __hypervisor_xcall_flush_tlb_kernel_range: /* 25 insns */
622 /* %g1=start, %g7=end, g2,g3,g4,g5,g6=scratch */
623 sethi %hi(PAGE_SIZE - 1), %g2
624 or %g2, %lo(PAGE_SIZE - 1), %g2
633 1: add %g1, %g3, %o0 /* ARG0: virtual address */
634 mov 0, %o1 /* ARG1: mmu context */
635 mov HV_MMU_ALL, %o2 /* ARG2: flags */
636 ta HV_MMU_UNMAP_ADDR_TRAP
637 mov HV_MMU_UNMAP_ADDR_TRAP, %g6
638 brnz,pn %o0, __hypervisor_tlb_xcall_error
640 sethi %hi(PAGE_SIZE), %o2
649 /* These just get rescheduled to PIL vectors. */
650 .globl xcall_call_function
652 wr %g0, (1 << PIL_SMP_CALL_FUNC), %set_softint
655 .globl xcall_call_function_single
656 xcall_call_function_single:
657 wr %g0, (1 << PIL_SMP_CALL_FUNC_SNGL), %set_softint
660 .globl xcall_receive_signal
661 xcall_receive_signal:
662 wr %g0, (1 << PIL_SMP_RECEIVE_SIGNAL), %set_softint
667 wr %g0, (1 << PIL_SMP_CAPTURE), %set_softint
670 .globl xcall_new_mmu_context_version
671 xcall_new_mmu_context_version:
672 wr %g0, (1 << PIL_SMP_CTX_NEW_VERSION), %set_softint
676 .globl xcall_kgdb_capture
678 wr %g0, (1 << PIL_KGDB_CAPTURE), %set_softint
682 #endif /* CONFIG_SMP */
685 .globl hypervisor_patch_cachetlbops
686 hypervisor_patch_cachetlbops:
689 sethi %hi(__flush_tlb_mm), %o0
690 or %o0, %lo(__flush_tlb_mm), %o0
691 sethi %hi(__hypervisor_flush_tlb_mm), %o1
692 or %o1, %lo(__hypervisor_flush_tlb_mm), %o1
696 sethi %hi(__flush_tlb_pending), %o0
697 or %o0, %lo(__flush_tlb_pending), %o0
698 sethi %hi(__hypervisor_flush_tlb_pending), %o1
699 or %o1, %lo(__hypervisor_flush_tlb_pending), %o1
703 sethi %hi(__flush_tlb_kernel_range), %o0
704 or %o0, %lo(__flush_tlb_kernel_range), %o0
705 sethi %hi(__hypervisor_flush_tlb_kernel_range), %o1
706 or %o1, %lo(__hypervisor_flush_tlb_kernel_range), %o1
710 #ifdef DCACHE_ALIASING_POSSIBLE
711 sethi %hi(__flush_dcache_page), %o0
712 or %o0, %lo(__flush_dcache_page), %o0
713 sethi %hi(__hypervisor_flush_dcache_page), %o1
714 or %o1, %lo(__hypervisor_flush_dcache_page), %o1
717 #endif /* DCACHE_ALIASING_POSSIBLE */
720 sethi %hi(xcall_flush_tlb_mm), %o0
721 or %o0, %lo(xcall_flush_tlb_mm), %o0
722 sethi %hi(__hypervisor_xcall_flush_tlb_mm), %o1
723 or %o1, %lo(__hypervisor_xcall_flush_tlb_mm), %o1
727 sethi %hi(xcall_flush_tlb_pending), %o0
728 or %o0, %lo(xcall_flush_tlb_pending), %o0
729 sethi %hi(__hypervisor_xcall_flush_tlb_pending), %o1
730 or %o1, %lo(__hypervisor_xcall_flush_tlb_pending), %o1
734 sethi %hi(xcall_flush_tlb_kernel_range), %o0
735 or %o0, %lo(xcall_flush_tlb_kernel_range), %o0
736 sethi %hi(__hypervisor_xcall_flush_tlb_kernel_range), %o1
737 or %o1, %lo(__hypervisor_xcall_flush_tlb_kernel_range), %o1
740 #endif /* CONFIG_SMP */