allow coexistance of N build and AC build.
[tomato.git] / release / src-rt-6.x / linux / linux-2.6 / sound / isa / gus / gus_io.c
blob9b1fe292de4dda0b1be5a8d2688c5647991c52ce
1 /*
2 * Copyright (c) by Jaroslav Kysela <perex@suse.cz>
3 * I/O routines for GF1/InterWave synthesizer chips
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
22 #include <sound/driver.h>
23 #include <linux/delay.h>
24 #include <linux/time.h>
25 #include <sound/core.h>
26 #include <sound/gus.h>
28 void snd_gf1_delay(struct snd_gus_card * gus)
30 int i;
32 for (i = 0; i < 6; i++) {
33 mb();
34 inb(GUSP(gus, DRAM));
39 * =======================================================================
43 * ok.. stop of control registers (wave & ramp) need some special things..
44 * big UltraClick (tm) elimination...
47 static inline void __snd_gf1_ctrl_stop(struct snd_gus_card * gus, unsigned char reg)
49 unsigned char value;
51 outb(reg | 0x80, gus->gf1.reg_regsel);
52 mb();
53 value = inb(gus->gf1.reg_data8);
54 mb();
55 outb(reg, gus->gf1.reg_regsel);
56 mb();
57 outb((value | 0x03) & ~(0x80 | 0x20), gus->gf1.reg_data8);
58 mb();
61 static inline void __snd_gf1_write8(struct snd_gus_card * gus,
62 unsigned char reg,
63 unsigned char data)
65 outb(reg, gus->gf1.reg_regsel);
66 mb();
67 outb(data, gus->gf1.reg_data8);
68 mb();
71 static inline unsigned char __snd_gf1_look8(struct snd_gus_card * gus,
72 unsigned char reg)
74 outb(reg, gus->gf1.reg_regsel);
75 mb();
76 return inb(gus->gf1.reg_data8);
79 static inline void __snd_gf1_write16(struct snd_gus_card * gus,
80 unsigned char reg, unsigned int data)
82 outb(reg, gus->gf1.reg_regsel);
83 mb();
84 outw((unsigned short) data, gus->gf1.reg_data16);
85 mb();
88 static inline unsigned short __snd_gf1_look16(struct snd_gus_card * gus,
89 unsigned char reg)
91 outb(reg, gus->gf1.reg_regsel);
92 mb();
93 return inw(gus->gf1.reg_data16);
96 static inline void __snd_gf1_adlib_write(struct snd_gus_card * gus,
97 unsigned char reg, unsigned char data)
99 outb(reg, gus->gf1.reg_timerctrl);
100 inb(gus->gf1.reg_timerctrl);
101 inb(gus->gf1.reg_timerctrl);
102 outb(data, gus->gf1.reg_timerdata);
103 inb(gus->gf1.reg_timerctrl);
104 inb(gus->gf1.reg_timerctrl);
107 static inline void __snd_gf1_write_addr(struct snd_gus_card * gus, unsigned char reg,
108 unsigned int addr, int w_16bit)
110 if (gus->gf1.enh_mode) {
111 if (w_16bit)
112 addr = ((addr >> 1) & ~0x0000000f) | (addr & 0x0000000f);
113 __snd_gf1_write8(gus, SNDRV_GF1_VB_UPPER_ADDRESS, (unsigned char) ((addr >> 26) & 0x03));
114 } else if (w_16bit)
115 addr = (addr & 0x00c0000f) | ((addr & 0x003ffff0) >> 1);
116 __snd_gf1_write16(gus, reg, (unsigned short) (addr >> 11));
117 __snd_gf1_write16(gus, reg + 1, (unsigned short) (addr << 5));
120 static inline unsigned int __snd_gf1_read_addr(struct snd_gus_card * gus,
121 unsigned char reg, short w_16bit)
123 unsigned int res;
125 res = ((unsigned int) __snd_gf1_look16(gus, reg | 0x80) << 11) & 0xfff800;
126 res |= ((unsigned int) __snd_gf1_look16(gus, (reg + 1) | 0x80) >> 5) & 0x0007ff;
127 if (gus->gf1.enh_mode) {
128 res |= (unsigned int) __snd_gf1_look8(gus, SNDRV_GF1_VB_UPPER_ADDRESS | 0x80) << 26;
129 if (w_16bit)
130 res = ((res << 1) & 0xffffffe0) | (res & 0x0000000f);
131 } else if (w_16bit)
132 res = ((res & 0x001ffff0) << 1) | (res & 0x00c0000f);
133 return res;
138 * =======================================================================
141 void snd_gf1_ctrl_stop(struct snd_gus_card * gus, unsigned char reg)
143 __snd_gf1_ctrl_stop(gus, reg);
146 void snd_gf1_write8(struct snd_gus_card * gus,
147 unsigned char reg,
148 unsigned char data)
150 __snd_gf1_write8(gus, reg, data);
153 unsigned char snd_gf1_look8(struct snd_gus_card * gus, unsigned char reg)
155 return __snd_gf1_look8(gus, reg);
158 void snd_gf1_write16(struct snd_gus_card * gus,
159 unsigned char reg,
160 unsigned int data)
162 __snd_gf1_write16(gus, reg, data);
165 unsigned short snd_gf1_look16(struct snd_gus_card * gus, unsigned char reg)
167 return __snd_gf1_look16(gus, reg);
170 void snd_gf1_adlib_write(struct snd_gus_card * gus,
171 unsigned char reg,
172 unsigned char data)
174 __snd_gf1_adlib_write(gus, reg, data);
177 void snd_gf1_write_addr(struct snd_gus_card * gus, unsigned char reg,
178 unsigned int addr, short w_16bit)
180 __snd_gf1_write_addr(gus, reg, addr, w_16bit);
183 unsigned int snd_gf1_read_addr(struct snd_gus_card * gus,
184 unsigned char reg,
185 short w_16bit)
187 return __snd_gf1_read_addr(gus, reg, w_16bit);
194 void snd_gf1_i_ctrl_stop(struct snd_gus_card * gus, unsigned char reg)
196 unsigned long flags;
198 spin_lock_irqsave(&gus->reg_lock, flags);
199 __snd_gf1_ctrl_stop(gus, reg);
200 spin_unlock_irqrestore(&gus->reg_lock, flags);
203 void snd_gf1_i_write8(struct snd_gus_card * gus,
204 unsigned char reg,
205 unsigned char data)
207 unsigned long flags;
209 spin_lock_irqsave(&gus->reg_lock, flags);
210 __snd_gf1_write8(gus, reg, data);
211 spin_unlock_irqrestore(&gus->reg_lock, flags);
214 unsigned char snd_gf1_i_look8(struct snd_gus_card * gus, unsigned char reg)
216 unsigned long flags;
217 unsigned char res;
219 spin_lock_irqsave(&gus->reg_lock, flags);
220 res = __snd_gf1_look8(gus, reg);
221 spin_unlock_irqrestore(&gus->reg_lock, flags);
222 return res;
225 void snd_gf1_i_write16(struct snd_gus_card * gus,
226 unsigned char reg,
227 unsigned int data)
229 unsigned long flags;
231 spin_lock_irqsave(&gus->reg_lock, flags);
232 __snd_gf1_write16(gus, reg, data);
233 spin_unlock_irqrestore(&gus->reg_lock, flags);
236 unsigned short snd_gf1_i_look16(struct snd_gus_card * gus, unsigned char reg)
238 unsigned long flags;
239 unsigned short res;
241 spin_lock_irqsave(&gus->reg_lock, flags);
242 res = __snd_gf1_look16(gus, reg);
243 spin_unlock_irqrestore(&gus->reg_lock, flags);
244 return res;
247 #if 0
249 void snd_gf1_i_adlib_write(struct snd_gus_card * gus,
250 unsigned char reg,
251 unsigned char data)
253 unsigned long flags;
255 spin_lock_irqsave(&gus->reg_lock, flags);
256 __snd_gf1_adlib_write(gus, reg, data);
257 spin_unlock_irqrestore(&gus->reg_lock, flags);
260 void snd_gf1_i_write_addr(struct snd_gus_card * gus, unsigned char reg,
261 unsigned int addr, short w_16bit)
263 unsigned long flags;
265 spin_lock_irqsave(&gus->reg_lock, flags);
266 __snd_gf1_write_addr(gus, reg, addr, w_16bit);
267 spin_unlock_irqrestore(&gus->reg_lock, flags);
270 #endif /* 0 */
272 #ifdef CONFIG_SND_DEBUG
273 static unsigned int snd_gf1_i_read_addr(struct snd_gus_card * gus,
274 unsigned char reg, short w_16bit)
276 unsigned int res;
277 unsigned long flags;
279 spin_lock_irqsave(&gus->reg_lock, flags);
280 res = __snd_gf1_read_addr(gus, reg, w_16bit);
281 spin_unlock_irqrestore(&gus->reg_lock, flags);
282 return res;
284 #endif
290 void snd_gf1_dram_addr(struct snd_gus_card * gus, unsigned int addr)
292 outb(0x43, gus->gf1.reg_regsel);
293 mb();
294 outw((unsigned short) addr, gus->gf1.reg_data16);
295 mb();
296 outb(0x44, gus->gf1.reg_regsel);
297 mb();
298 outb((unsigned char) (addr >> 16), gus->gf1.reg_data8);
299 mb();
302 void snd_gf1_poke(struct snd_gus_card * gus, unsigned int addr, unsigned char data)
304 unsigned long flags;
306 spin_lock_irqsave(&gus->reg_lock, flags);
307 outb(SNDRV_GF1_GW_DRAM_IO_LOW, gus->gf1.reg_regsel);
308 mb();
309 outw((unsigned short) addr, gus->gf1.reg_data16);
310 mb();
311 outb(SNDRV_GF1_GB_DRAM_IO_HIGH, gus->gf1.reg_regsel);
312 mb();
313 outb((unsigned char) (addr >> 16), gus->gf1.reg_data8);
314 mb();
315 outb(data, gus->gf1.reg_dram);
316 spin_unlock_irqrestore(&gus->reg_lock, flags);
319 unsigned char snd_gf1_peek(struct snd_gus_card * gus, unsigned int addr)
321 unsigned long flags;
322 unsigned char res;
324 spin_lock_irqsave(&gus->reg_lock, flags);
325 outb(SNDRV_GF1_GW_DRAM_IO_LOW, gus->gf1.reg_regsel);
326 mb();
327 outw((unsigned short) addr, gus->gf1.reg_data16);
328 mb();
329 outb(SNDRV_GF1_GB_DRAM_IO_HIGH, gus->gf1.reg_regsel);
330 mb();
331 outb((unsigned char) (addr >> 16), gus->gf1.reg_data8);
332 mb();
333 res = inb(gus->gf1.reg_dram);
334 spin_unlock_irqrestore(&gus->reg_lock, flags);
335 return res;
338 #if 0
340 void snd_gf1_pokew(struct snd_gus_card * gus, unsigned int addr, unsigned short data)
342 unsigned long flags;
344 #ifdef CONFIG_SND_DEBUG
345 if (!gus->interwave)
346 snd_printk(KERN_DEBUG "snd_gf1_pokew - GF1!!!\n");
347 #endif
348 spin_lock_irqsave(&gus->reg_lock, flags);
349 outb(SNDRV_GF1_GW_DRAM_IO_LOW, gus->gf1.reg_regsel);
350 mb();
351 outw((unsigned short) addr, gus->gf1.reg_data16);
352 mb();
353 outb(SNDRV_GF1_GB_DRAM_IO_HIGH, gus->gf1.reg_regsel);
354 mb();
355 outb((unsigned char) (addr >> 16), gus->gf1.reg_data8);
356 mb();
357 outb(SNDRV_GF1_GW_DRAM_IO16, gus->gf1.reg_regsel);
358 mb();
359 outw(data, gus->gf1.reg_data16);
360 spin_unlock_irqrestore(&gus->reg_lock, flags);
363 unsigned short snd_gf1_peekw(struct snd_gus_card * gus, unsigned int addr)
365 unsigned long flags;
366 unsigned short res;
368 #ifdef CONFIG_SND_DEBUG
369 if (!gus->interwave)
370 snd_printk(KERN_DEBUG "snd_gf1_peekw - GF1!!!\n");
371 #endif
372 spin_lock_irqsave(&gus->reg_lock, flags);
373 outb(SNDRV_GF1_GW_DRAM_IO_LOW, gus->gf1.reg_regsel);
374 mb();
375 outw((unsigned short) addr, gus->gf1.reg_data16);
376 mb();
377 outb(SNDRV_GF1_GB_DRAM_IO_HIGH, gus->gf1.reg_regsel);
378 mb();
379 outb((unsigned char) (addr >> 16), gus->gf1.reg_data8);
380 mb();
381 outb(SNDRV_GF1_GW_DRAM_IO16, gus->gf1.reg_regsel);
382 mb();
383 res = inw(gus->gf1.reg_data16);
384 spin_unlock_irqrestore(&gus->reg_lock, flags);
385 return res;
388 void snd_gf1_dram_setmem(struct snd_gus_card * gus, unsigned int addr,
389 unsigned short value, unsigned int count)
391 unsigned long port;
392 unsigned long flags;
394 #ifdef CONFIG_SND_DEBUG
395 if (!gus->interwave)
396 snd_printk(KERN_DEBUG "snd_gf1_dram_setmem - GF1!!!\n");
397 #endif
398 addr &= ~1;
399 count >>= 1;
400 port = GUSP(gus, GF1DATALOW);
401 spin_lock_irqsave(&gus->reg_lock, flags);
402 outb(SNDRV_GF1_GW_DRAM_IO_LOW, gus->gf1.reg_regsel);
403 mb();
404 outw((unsigned short) addr, gus->gf1.reg_data16);
405 mb();
406 outb(SNDRV_GF1_GB_DRAM_IO_HIGH, gus->gf1.reg_regsel);
407 mb();
408 outb((unsigned char) (addr >> 16), gus->gf1.reg_data8);
409 mb();
410 outb(SNDRV_GF1_GW_DRAM_IO16, gus->gf1.reg_regsel);
411 while (count--)
412 outw(value, port);
413 spin_unlock_irqrestore(&gus->reg_lock, flags);
416 #endif /* 0 */
418 void snd_gf1_select_active_voices(struct snd_gus_card * gus)
420 unsigned short voices;
422 static unsigned short voices_tbl[32 - 14 + 1] =
424 44100, 41160, 38587, 36317, 34300, 32494, 30870, 29400, 28063, 26843,
425 25725, 24696, 23746, 22866, 22050, 21289, 20580, 19916, 19293
428 voices = gus->gf1.active_voices;
429 if (voices > 32)
430 voices = 32;
431 if (voices < 14)
432 voices = 14;
433 if (gus->gf1.enh_mode)
434 voices = 32;
435 gus->gf1.active_voices = voices;
436 gus->gf1.playback_freq =
437 gus->gf1.enh_mode ? 44100 : voices_tbl[voices - 14];
438 if (!gus->gf1.enh_mode) {
439 snd_gf1_i_write8(gus, SNDRV_GF1_GB_ACTIVE_VOICES, 0xc0 | (voices - 1));
440 udelay(100);
444 #ifdef CONFIG_SND_DEBUG
446 void snd_gf1_print_voice_registers(struct snd_gus_card * gus)
448 unsigned char mode;
449 int voice, ctrl;
451 voice = gus->gf1.active_voice;
452 printk(KERN_INFO " -%i- GF1 voice ctrl, ramp ctrl = 0x%x, 0x%x\n", voice, ctrl = snd_gf1_i_read8(gus, 0), snd_gf1_i_read8(gus, 0x0d));
453 printk(KERN_INFO " -%i- GF1 frequency = 0x%x\n", voice, snd_gf1_i_read16(gus, 1));
454 printk(KERN_INFO " -%i- GF1 loop start, end = 0x%x (0x%x), 0x%x (0x%x)\n", voice, snd_gf1_i_read_addr(gus, 2, ctrl & 4), snd_gf1_i_read_addr(gus, 2, (ctrl & 4) ^ 4), snd_gf1_i_read_addr(gus, 4, ctrl & 4), snd_gf1_i_read_addr(gus, 4, (ctrl & 4) ^ 4));
455 printk(KERN_INFO " -%i- GF1 ramp start, end, rate = 0x%x, 0x%x, 0x%x\n", voice, snd_gf1_i_read8(gus, 7), snd_gf1_i_read8(gus, 8), snd_gf1_i_read8(gus, 6));
456 printk(KERN_INFO" -%i- GF1 volume = 0x%x\n", voice, snd_gf1_i_read16(gus, 9));
457 printk(KERN_INFO " -%i- GF1 position = 0x%x (0x%x)\n", voice, snd_gf1_i_read_addr(gus, 0x0a, ctrl & 4), snd_gf1_i_read_addr(gus, 0x0a, (ctrl & 4) ^ 4));
458 if (gus->interwave && snd_gf1_i_read8(gus, 0x19) & 0x01) { /* enhanced mode */
459 mode = snd_gf1_i_read8(gus, 0x15);
460 printk(KERN_INFO " -%i- GFA1 mode = 0x%x\n", voice, mode);
461 if (mode & 0x01) { /* Effect processor */
462 printk(KERN_INFO " -%i- GFA1 effect address = 0x%x\n", voice, snd_gf1_i_read_addr(gus, 0x11, ctrl & 4));
463 printk(KERN_INFO " -%i- GFA1 effect volume = 0x%x\n", voice, snd_gf1_i_read16(gus, 0x16));
464 printk(KERN_INFO " -%i- GFA1 effect volume final = 0x%x\n", voice, snd_gf1_i_read16(gus, 0x1d));
465 printk(KERN_INFO " -%i- GFA1 effect acumulator = 0x%x\n", voice, snd_gf1_i_read8(gus, 0x14));
467 if (mode & 0x20) {
468 printk(KERN_INFO " -%i- GFA1 left offset = 0x%x (%i)\n", voice, snd_gf1_i_read16(gus, 0x13), snd_gf1_i_read16(gus, 0x13) >> 4);
469 printk(KERN_INFO " -%i- GFA1 left offset final = 0x%x (%i)\n", voice, snd_gf1_i_read16(gus, 0x1c), snd_gf1_i_read16(gus, 0x1c) >> 4);
470 printk(KERN_INFO " -%i- GFA1 right offset = 0x%x (%i)\n", voice, snd_gf1_i_read16(gus, 0x0c), snd_gf1_i_read16(gus, 0x0c) >> 4);
471 printk(KERN_INFO " -%i- GFA1 right offset final = 0x%x (%i)\n", voice, snd_gf1_i_read16(gus, 0x1b), snd_gf1_i_read16(gus, 0x1b) >> 4);
472 } else
473 printk(KERN_INFO " -%i- GF1 pan = 0x%x\n", voice, snd_gf1_i_read8(gus, 0x0c));
474 } else
475 printk(KERN_INFO " -%i- GF1 pan = 0x%x\n", voice, snd_gf1_i_read8(gus, 0x0c));
478 #if 0
480 void snd_gf1_print_global_registers(struct snd_gus_card * gus)
482 unsigned char global_mode = 0x00;
484 printk(KERN_INFO " -G- GF1 active voices = 0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_ACTIVE_VOICES));
485 if (gus->interwave) {
486 global_mode = snd_gf1_i_read8(gus, SNDRV_GF1_GB_GLOBAL_MODE);
487 printk(KERN_INFO " -G- GF1 global mode = 0x%x\n", global_mode);
489 if (global_mode & 0x02) /* LFO enabled? */
490 printk(KERN_INFO " -G- GF1 LFO base = 0x%x\n", snd_gf1_i_look16(gus, SNDRV_GF1_GW_LFO_BASE));
491 printk(KERN_INFO " -G- GF1 voices IRQ read = 0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_VOICES_IRQ_READ));
492 printk(KERN_INFO " -G- GF1 DRAM DMA control = 0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_DRAM_DMA_CONTROL));
493 printk(KERN_INFO " -G- GF1 DRAM DMA high/low = 0x%x/0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_DRAM_DMA_HIGH), snd_gf1_i_read16(gus, SNDRV_GF1_GW_DRAM_DMA_LOW));
494 printk(KERN_INFO " -G- GF1 DRAM IO high/low = 0x%x/0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_DRAM_IO_HIGH), snd_gf1_i_read16(gus, SNDRV_GF1_GW_DRAM_IO_LOW));
495 if (!gus->interwave)
496 printk(KERN_INFO " -G- GF1 record DMA control = 0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_REC_DMA_CONTROL));
497 printk(KERN_INFO " -G- GF1 DRAM IO 16 = 0x%x\n", snd_gf1_i_look16(gus, SNDRV_GF1_GW_DRAM_IO16));
498 if (gus->gf1.enh_mode) {
499 printk(KERN_INFO " -G- GFA1 memory config = 0x%x\n", snd_gf1_i_look16(gus, SNDRV_GF1_GW_MEMORY_CONFIG));
500 printk(KERN_INFO " -G- GFA1 memory control = 0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_MEMORY_CONTROL));
501 printk(KERN_INFO " -G- GFA1 FIFO record base = 0x%x\n", snd_gf1_i_look16(gus, SNDRV_GF1_GW_FIFO_RECORD_BASE_ADDR));
502 printk(KERN_INFO " -G- GFA1 FIFO playback base = 0x%x\n", snd_gf1_i_look16(gus, SNDRV_GF1_GW_FIFO_PLAY_BASE_ADDR));
503 printk(KERN_INFO " -G- GFA1 interleave control = 0x%x\n", snd_gf1_i_look16(gus, SNDRV_GF1_GW_INTERLEAVE));
507 void snd_gf1_print_setup_registers(struct snd_gus_card * gus)
509 printk(KERN_INFO " -S- mix control = 0x%x\n", inb(GUSP(gus, MIXCNTRLREG)));
510 printk(KERN_INFO " -S- IRQ status = 0x%x\n", inb(GUSP(gus, IRQSTAT)));
511 printk(KERN_INFO " -S- timer control = 0x%x\n", inb(GUSP(gus, TIMERCNTRL)));
512 printk(KERN_INFO " -S- timer data = 0x%x\n", inb(GUSP(gus, TIMERDATA)));
513 printk(KERN_INFO " -S- status read = 0x%x\n", inb(GUSP(gus, REGCNTRLS)));
514 printk(KERN_INFO " -S- Sound Blaster control = 0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_SOUND_BLASTER_CONTROL));
515 printk(KERN_INFO " -S- AdLib timer 1/2 = 0x%x/0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_ADLIB_TIMER_1), snd_gf1_i_look8(gus, SNDRV_GF1_GB_ADLIB_TIMER_2));
516 printk(KERN_INFO " -S- reset = 0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_RESET));
517 if (gus->interwave) {
518 printk(KERN_INFO " -S- compatibility = 0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_COMPATIBILITY));
519 printk(KERN_INFO " -S- decode control = 0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_DECODE_CONTROL));
520 printk(KERN_INFO " -S- version number = 0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_VERSION_NUMBER));
521 printk(KERN_INFO " -S- MPU-401 emul. control A/B = 0x%x/0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_MPU401_CONTROL_A), snd_gf1_i_look8(gus, SNDRV_GF1_GB_MPU401_CONTROL_B));
522 printk(KERN_INFO " -S- emulation IRQ = 0x%x\n", snd_gf1_i_look8(gus, SNDRV_GF1_GB_EMULATION_IRQ));
526 void snd_gf1_peek_print_block(struct snd_gus_card * gus, unsigned int addr, int count, int w_16bit)
528 if (!w_16bit) {
529 while (count-- > 0)
530 printk(count > 0 ? "%02x:" : "%02x", snd_gf1_peek(gus, addr++));
531 } else {
532 while (count-- > 0) {
533 printk(count > 0 ? "%04x:" : "%04x", snd_gf1_peek(gus, addr) | (snd_gf1_peek(gus, addr + 1) << 8));
534 addr += 2;
539 #endif /* 0 */
541 #endif