RT-AC56 3.0.0.4.374.37 core
[tomato.git] / release / src-rt-6.x.4708 / linux / linux-2.6.36 / sound / soc / codecs / wm8955.h
blobae349c8531f61d3f6d492baea5c56d03cf357f5b
1 /*
2 * wm8955.h -- WM8904 ASoC driver
4 * Copyright 2009 Wolfson Microelectronics, plc
6 * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
13 #ifndef _WM8955_H
14 #define _WM8955_H
16 #define WM8955_CLK_MCLK 1
18 extern struct snd_soc_dai wm8955_dai;
19 extern struct snd_soc_codec_device soc_codec_dev_wm8955;
22 * Register values.
24 #define WM8955_LOUT1_VOLUME 0x02
25 #define WM8955_ROUT1_VOLUME 0x03
26 #define WM8955_DAC_CONTROL 0x05
27 #define WM8955_AUDIO_INTERFACE 0x07
28 #define WM8955_SAMPLE_RATE 0x08
29 #define WM8955_LEFT_DAC_VOLUME 0x0A
30 #define WM8955_RIGHT_DAC_VOLUME 0x0B
31 #define WM8955_BASS_CONTROL 0x0C
32 #define WM8955_TREBLE_CONTROL 0x0D
33 #define WM8955_RESET 0x0F
34 #define WM8955_ADDITIONAL_CONTROL_1 0x17
35 #define WM8955_ADDITIONAL_CONTROL_2 0x18
36 #define WM8955_POWER_MANAGEMENT_1 0x19
37 #define WM8955_POWER_MANAGEMENT_2 0x1A
38 #define WM8955_ADDITIONAL_CONTROL_3 0x1B
39 #define WM8955_LEFT_OUT_MIX_1 0x22
40 #define WM8955_LEFT_OUT_MIX_2 0x23
41 #define WM8955_RIGHT_OUT_MIX_1 0x24
42 #define WM8955_RIGHT_OUT_MIX_2 0x25
43 #define WM8955_MONO_OUT_MIX_1 0x26
44 #define WM8955_MONO_OUT_MIX_2 0x27
45 #define WM8955_LOUT2_VOLUME 0x28
46 #define WM8955_ROUT2_VOLUME 0x29
47 #define WM8955_MONOOUT_VOLUME 0x2A
48 #define WM8955_CLOCKING_PLL 0x2B
49 #define WM8955_PLL_CONTROL_1 0x2C
50 #define WM8955_PLL_CONTROL_2 0x2D
51 #define WM8955_PLL_CONTROL_3 0x2E
52 #define WM8955_PLL_CONTROL_4 0x3B
54 #define WM8955_REGISTER_COUNT 29
55 #define WM8955_MAX_REGISTER 0x3B
58 * Field Definitions.
62 * R2 (0x02) - LOUT1 volume
64 #define WM8955_LO1VU 0x0100 /* LO1VU */
65 #define WM8955_LO1VU_MASK 0x0100 /* LO1VU */
66 #define WM8955_LO1VU_SHIFT 8 /* LO1VU */
67 #define WM8955_LO1VU_WIDTH 1 /* LO1VU */
68 #define WM8955_LO1ZC 0x0080 /* LO1ZC */
69 #define WM8955_LO1ZC_MASK 0x0080 /* LO1ZC */
70 #define WM8955_LO1ZC_SHIFT 7 /* LO1ZC */
71 #define WM8955_LO1ZC_WIDTH 1 /* LO1ZC */
72 #define WM8955_LOUTVOL_MASK 0x007F /* LOUTVOL - [6:0] */
73 #define WM8955_LOUTVOL_SHIFT 0 /* LOUTVOL - [6:0] */
74 #define WM8955_LOUTVOL_WIDTH 7 /* LOUTVOL - [6:0] */
77 * R3 (0x03) - ROUT1 volume
79 #define WM8955_RO1VU 0x0100 /* RO1VU */
80 #define WM8955_RO1VU_MASK 0x0100 /* RO1VU */
81 #define WM8955_RO1VU_SHIFT 8 /* RO1VU */
82 #define WM8955_RO1VU_WIDTH 1 /* RO1VU */
83 #define WM8955_RO1ZC 0x0080 /* RO1ZC */
84 #define WM8955_RO1ZC_MASK 0x0080 /* RO1ZC */
85 #define WM8955_RO1ZC_SHIFT 7 /* RO1ZC */
86 #define WM8955_RO1ZC_WIDTH 1 /* RO1ZC */
87 #define WM8955_ROUTVOL_MASK 0x007F /* ROUTVOL - [6:0] */
88 #define WM8955_ROUTVOL_SHIFT 0 /* ROUTVOL - [6:0] */
89 #define WM8955_ROUTVOL_WIDTH 7 /* ROUTVOL - [6:0] */
92 * R5 (0x05) - DAC Control
94 #define WM8955_DAT 0x0080 /* DAT */
95 #define WM8955_DAT_MASK 0x0080 /* DAT */
96 #define WM8955_DAT_SHIFT 7 /* DAT */
97 #define WM8955_DAT_WIDTH 1 /* DAT */
98 #define WM8955_DACMU 0x0008 /* DACMU */
99 #define WM8955_DACMU_MASK 0x0008 /* DACMU */
100 #define WM8955_DACMU_SHIFT 3 /* DACMU */
101 #define WM8955_DACMU_WIDTH 1 /* DACMU */
102 #define WM8955_DEEMPH_MASK 0x0006 /* DEEMPH - [2:1] */
103 #define WM8955_DEEMPH_SHIFT 1 /* DEEMPH - [2:1] */
104 #define WM8955_DEEMPH_WIDTH 2 /* DEEMPH - [2:1] */
107 * R7 (0x07) - Audio Interface
109 #define WM8955_BCLKINV 0x0080 /* BCLKINV */
110 #define WM8955_BCLKINV_MASK 0x0080 /* BCLKINV */
111 #define WM8955_BCLKINV_SHIFT 7 /* BCLKINV */
112 #define WM8955_BCLKINV_WIDTH 1 /* BCLKINV */
113 #define WM8955_MS 0x0040 /* MS */
114 #define WM8955_MS_MASK 0x0040 /* MS */
115 #define WM8955_MS_SHIFT 6 /* MS */
116 #define WM8955_MS_WIDTH 1 /* MS */
117 #define WM8955_LRSWAP 0x0020 /* LRSWAP */
118 #define WM8955_LRSWAP_MASK 0x0020 /* LRSWAP */
119 #define WM8955_LRSWAP_SHIFT 5 /* LRSWAP */
120 #define WM8955_LRSWAP_WIDTH 1 /* LRSWAP */
121 #define WM8955_LRP 0x0010 /* LRP */
122 #define WM8955_LRP_MASK 0x0010 /* LRP */
123 #define WM8955_LRP_SHIFT 4 /* LRP */
124 #define WM8955_LRP_WIDTH 1 /* LRP */
125 #define WM8955_WL_MASK 0x000C /* WL - [3:2] */
126 #define WM8955_WL_SHIFT 2 /* WL - [3:2] */
127 #define WM8955_WL_WIDTH 2 /* WL - [3:2] */
128 #define WM8955_FORMAT_MASK 0x0003 /* FORMAT - [1:0] */
129 #define WM8955_FORMAT_SHIFT 0 /* FORMAT - [1:0] */
130 #define WM8955_FORMAT_WIDTH 2 /* FORMAT - [1:0] */
133 * R8 (0x08) - Sample Rate
135 #define WM8955_BCLKDIV2 0x0080 /* BCLKDIV2 */
136 #define WM8955_BCLKDIV2_MASK 0x0080 /* BCLKDIV2 */
137 #define WM8955_BCLKDIV2_SHIFT 7 /* BCLKDIV2 */
138 #define WM8955_BCLKDIV2_WIDTH 1 /* BCLKDIV2 */
139 #define WM8955_MCLKDIV2 0x0040 /* MCLKDIV2 */
140 #define WM8955_MCLKDIV2_MASK 0x0040 /* MCLKDIV2 */
141 #define WM8955_MCLKDIV2_SHIFT 6 /* MCLKDIV2 */
142 #define WM8955_MCLKDIV2_WIDTH 1 /* MCLKDIV2 */
143 #define WM8955_SR_MASK 0x003E /* SR - [5:1] */
144 #define WM8955_SR_SHIFT 1 /* SR - [5:1] */
145 #define WM8955_SR_WIDTH 5 /* SR - [5:1] */
146 #define WM8955_USB 0x0001 /* USB */
147 #define WM8955_USB_MASK 0x0001 /* USB */
148 #define WM8955_USB_SHIFT 0 /* USB */
149 #define WM8955_USB_WIDTH 1 /* USB */
152 * R10 (0x0A) - Left DAC volume
154 #define WM8955_LDVU 0x0100 /* LDVU */
155 #define WM8955_LDVU_MASK 0x0100 /* LDVU */
156 #define WM8955_LDVU_SHIFT 8 /* LDVU */
157 #define WM8955_LDVU_WIDTH 1 /* LDVU */
158 #define WM8955_LDACVOL_MASK 0x00FF /* LDACVOL - [7:0] */
159 #define WM8955_LDACVOL_SHIFT 0 /* LDACVOL - [7:0] */
160 #define WM8955_LDACVOL_WIDTH 8 /* LDACVOL - [7:0] */
163 * R11 (0x0B) - Right DAC volume
165 #define WM8955_RDVU 0x0100 /* RDVU */
166 #define WM8955_RDVU_MASK 0x0100 /* RDVU */
167 #define WM8955_RDVU_SHIFT 8 /* RDVU */
168 #define WM8955_RDVU_WIDTH 1 /* RDVU */
169 #define WM8955_RDACVOL_MASK 0x00FF /* RDACVOL - [7:0] */
170 #define WM8955_RDACVOL_SHIFT 0 /* RDACVOL - [7:0] */
171 #define WM8955_RDACVOL_WIDTH 8 /* RDACVOL - [7:0] */
174 * R12 (0x0C) - Bass control
176 #define WM8955_BB 0x0080 /* BB */
177 #define WM8955_BB_MASK 0x0080 /* BB */
178 #define WM8955_BB_SHIFT 7 /* BB */
179 #define WM8955_BB_WIDTH 1 /* BB */
180 #define WM8955_BC 0x0040 /* BC */
181 #define WM8955_BC_MASK 0x0040 /* BC */
182 #define WM8955_BC_SHIFT 6 /* BC */
183 #define WM8955_BC_WIDTH 1 /* BC */
184 #define WM8955_BASS_MASK 0x000F /* BASS - [3:0] */
185 #define WM8955_BASS_SHIFT 0 /* BASS - [3:0] */
186 #define WM8955_BASS_WIDTH 4 /* BASS - [3:0] */
189 * R13 (0x0D) - Treble control
191 #define WM8955_TC 0x0040 /* TC */
192 #define WM8955_TC_MASK 0x0040 /* TC */
193 #define WM8955_TC_SHIFT 6 /* TC */
194 #define WM8955_TC_WIDTH 1 /* TC */
195 #define WM8955_TRBL_MASK 0x000F /* TRBL - [3:0] */
196 #define WM8955_TRBL_SHIFT 0 /* TRBL - [3:0] */
197 #define WM8955_TRBL_WIDTH 4 /* TRBL - [3:0] */
200 * R15 (0x0F) - Reset
202 #define WM8955_RESET_MASK 0x01FF /* RESET - [8:0] */
203 #define WM8955_RESET_SHIFT 0 /* RESET - [8:0] */
204 #define WM8955_RESET_WIDTH 9 /* RESET - [8:0] */
207 * R23 (0x17) - Additional control (1)
209 #define WM8955_TSDEN 0x0100 /* TSDEN */
210 #define WM8955_TSDEN_MASK 0x0100 /* TSDEN */
211 #define WM8955_TSDEN_SHIFT 8 /* TSDEN */
212 #define WM8955_TSDEN_WIDTH 1 /* TSDEN */
213 #define WM8955_VSEL_MASK 0x00C0 /* VSEL - [7:6] */
214 #define WM8955_VSEL_SHIFT 6 /* VSEL - [7:6] */
215 #define WM8955_VSEL_WIDTH 2 /* VSEL - [7:6] */
216 #define WM8955_DMONOMIX_MASK 0x0030 /* DMONOMIX - [5:4] */
217 #define WM8955_DMONOMIX_SHIFT 4 /* DMONOMIX - [5:4] */
218 #define WM8955_DMONOMIX_WIDTH 2 /* DMONOMIX - [5:4] */
219 #define WM8955_DACINV 0x0002 /* DACINV */
220 #define WM8955_DACINV_MASK 0x0002 /* DACINV */
221 #define WM8955_DACINV_SHIFT 1 /* DACINV */
222 #define WM8955_DACINV_WIDTH 1 /* DACINV */
223 #define WM8955_TOEN 0x0001 /* TOEN */
224 #define WM8955_TOEN_MASK 0x0001 /* TOEN */
225 #define WM8955_TOEN_SHIFT 0 /* TOEN */
226 #define WM8955_TOEN_WIDTH 1 /* TOEN */
229 * R24 (0x18) - Additional control (2)
231 #define WM8955_OUT3SW_MASK 0x0180 /* OUT3SW - [8:7] */
232 #define WM8955_OUT3SW_SHIFT 7 /* OUT3SW - [8:7] */
233 #define WM8955_OUT3SW_WIDTH 2 /* OUT3SW - [8:7] */
234 #define WM8955_ROUT2INV 0x0010 /* ROUT2INV */
235 #define WM8955_ROUT2INV_MASK 0x0010 /* ROUT2INV */
236 #define WM8955_ROUT2INV_SHIFT 4 /* ROUT2INV */
237 #define WM8955_ROUT2INV_WIDTH 1 /* ROUT2INV */
238 #define WM8955_DACOSR 0x0001 /* DACOSR */
239 #define WM8955_DACOSR_MASK 0x0001 /* DACOSR */
240 #define WM8955_DACOSR_SHIFT 0 /* DACOSR */
241 #define WM8955_DACOSR_WIDTH 1 /* DACOSR */
244 * R25 (0x19) - Power Management (1)
246 #define WM8955_VMIDSEL_MASK 0x0180 /* VMIDSEL - [8:7] */
247 #define WM8955_VMIDSEL_SHIFT 7 /* VMIDSEL - [8:7] */
248 #define WM8955_VMIDSEL_WIDTH 2 /* VMIDSEL - [8:7] */
249 #define WM8955_VREF 0x0040 /* VREF */
250 #define WM8955_VREF_MASK 0x0040 /* VREF */
251 #define WM8955_VREF_SHIFT 6 /* VREF */
252 #define WM8955_VREF_WIDTH 1 /* VREF */
253 #define WM8955_DIGENB 0x0001 /* DIGENB */
254 #define WM8955_DIGENB_MASK 0x0001 /* DIGENB */
255 #define WM8955_DIGENB_SHIFT 0 /* DIGENB */
256 #define WM8955_DIGENB_WIDTH 1 /* DIGENB */
259 * R26 (0x1A) - Power Management (2)
261 #define WM8955_DACL 0x0100 /* DACL */
262 #define WM8955_DACL_MASK 0x0100 /* DACL */
263 #define WM8955_DACL_SHIFT 8 /* DACL */
264 #define WM8955_DACL_WIDTH 1 /* DACL */
265 #define WM8955_DACR 0x0080 /* DACR */
266 #define WM8955_DACR_MASK 0x0080 /* DACR */
267 #define WM8955_DACR_SHIFT 7 /* DACR */
268 #define WM8955_DACR_WIDTH 1 /* DACR */
269 #define WM8955_LOUT1 0x0040 /* LOUT1 */
270 #define WM8955_LOUT1_MASK 0x0040 /* LOUT1 */
271 #define WM8955_LOUT1_SHIFT 6 /* LOUT1 */
272 #define WM8955_LOUT1_WIDTH 1 /* LOUT1 */
273 #define WM8955_ROUT1 0x0020 /* ROUT1 */
274 #define WM8955_ROUT1_MASK 0x0020 /* ROUT1 */
275 #define WM8955_ROUT1_SHIFT 5 /* ROUT1 */
276 #define WM8955_ROUT1_WIDTH 1 /* ROUT1 */
277 #define WM8955_LOUT2 0x0010 /* LOUT2 */
278 #define WM8955_LOUT2_MASK 0x0010 /* LOUT2 */
279 #define WM8955_LOUT2_SHIFT 4 /* LOUT2 */
280 #define WM8955_LOUT2_WIDTH 1 /* LOUT2 */
281 #define WM8955_ROUT2 0x0008 /* ROUT2 */
282 #define WM8955_ROUT2_MASK 0x0008 /* ROUT2 */
283 #define WM8955_ROUT2_SHIFT 3 /* ROUT2 */
284 #define WM8955_ROUT2_WIDTH 1 /* ROUT2 */
285 #define WM8955_MONO 0x0004 /* MONO */
286 #define WM8955_MONO_MASK 0x0004 /* MONO */
287 #define WM8955_MONO_SHIFT 2 /* MONO */
288 #define WM8955_MONO_WIDTH 1 /* MONO */
289 #define WM8955_OUT3 0x0002 /* OUT3 */
290 #define WM8955_OUT3_MASK 0x0002 /* OUT3 */
291 #define WM8955_OUT3_SHIFT 1 /* OUT3 */
292 #define WM8955_OUT3_WIDTH 1 /* OUT3 */
295 * R27 (0x1B) - Additional Control (3)
297 #define WM8955_VROI 0x0040 /* VROI */
298 #define WM8955_VROI_MASK 0x0040 /* VROI */
299 #define WM8955_VROI_SHIFT 6 /* VROI */
300 #define WM8955_VROI_WIDTH 1 /* VROI */
303 * R34 (0x22) - Left out Mix (1)
305 #define WM8955_LD2LO 0x0100 /* LD2LO */
306 #define WM8955_LD2LO_MASK 0x0100 /* LD2LO */
307 #define WM8955_LD2LO_SHIFT 8 /* LD2LO */
308 #define WM8955_LD2LO_WIDTH 1 /* LD2LO */
309 #define WM8955_LI2LO 0x0080 /* LI2LO */
310 #define WM8955_LI2LO_MASK 0x0080 /* LI2LO */
311 #define WM8955_LI2LO_SHIFT 7 /* LI2LO */
312 #define WM8955_LI2LO_WIDTH 1 /* LI2LO */
313 #define WM8955_LI2LOVOL_MASK 0x0070 /* LI2LOVOL - [6:4] */
314 #define WM8955_LI2LOVOL_SHIFT 4 /* LI2LOVOL - [6:4] */
315 #define WM8955_LI2LOVOL_WIDTH 3 /* LI2LOVOL - [6:4] */
318 * R35 (0x23) - Left out Mix (2)
320 #define WM8955_RD2LO 0x0100 /* RD2LO */
321 #define WM8955_RD2LO_MASK 0x0100 /* RD2LO */
322 #define WM8955_RD2LO_SHIFT 8 /* RD2LO */
323 #define WM8955_RD2LO_WIDTH 1 /* RD2LO */
324 #define WM8955_RI2LO 0x0080 /* RI2LO */
325 #define WM8955_RI2LO_MASK 0x0080 /* RI2LO */
326 #define WM8955_RI2LO_SHIFT 7 /* RI2LO */
327 #define WM8955_RI2LO_WIDTH 1 /* RI2LO */
328 #define WM8955_RI2LOVOL_MASK 0x0070 /* RI2LOVOL - [6:4] */
329 #define WM8955_RI2LOVOL_SHIFT 4 /* RI2LOVOL - [6:4] */
330 #define WM8955_RI2LOVOL_WIDTH 3 /* RI2LOVOL - [6:4] */
333 * R36 (0x24) - Right out Mix (1)
335 #define WM8955_LD2RO 0x0100 /* LD2RO */
336 #define WM8955_LD2RO_MASK 0x0100 /* LD2RO */
337 #define WM8955_LD2RO_SHIFT 8 /* LD2RO */
338 #define WM8955_LD2RO_WIDTH 1 /* LD2RO */
339 #define WM8955_LI2RO 0x0080 /* LI2RO */
340 #define WM8955_LI2RO_MASK 0x0080 /* LI2RO */
341 #define WM8955_LI2RO_SHIFT 7 /* LI2RO */
342 #define WM8955_LI2RO_WIDTH 1 /* LI2RO */
343 #define WM8955_LI2ROVOL_MASK 0x0070 /* LI2ROVOL - [6:4] */
344 #define WM8955_LI2ROVOL_SHIFT 4 /* LI2ROVOL - [6:4] */
345 #define WM8955_LI2ROVOL_WIDTH 3 /* LI2ROVOL - [6:4] */
348 * R37 (0x25) - Right Out Mix (2)
350 #define WM8955_RD2RO 0x0100 /* RD2RO */
351 #define WM8955_RD2RO_MASK 0x0100 /* RD2RO */
352 #define WM8955_RD2RO_SHIFT 8 /* RD2RO */
353 #define WM8955_RD2RO_WIDTH 1 /* RD2RO */
354 #define WM8955_RI2RO 0x0080 /* RI2RO */
355 #define WM8955_RI2RO_MASK 0x0080 /* RI2RO */
356 #define WM8955_RI2RO_SHIFT 7 /* RI2RO */
357 #define WM8955_RI2RO_WIDTH 1 /* RI2RO */
358 #define WM8955_RI2ROVOL_MASK 0x0070 /* RI2ROVOL - [6:4] */
359 #define WM8955_RI2ROVOL_SHIFT 4 /* RI2ROVOL - [6:4] */
360 #define WM8955_RI2ROVOL_WIDTH 3 /* RI2ROVOL - [6:4] */
363 * R38 (0x26) - Mono out Mix (1)
365 #define WM8955_LD2MO 0x0100 /* LD2MO */
366 #define WM8955_LD2MO_MASK 0x0100 /* LD2MO */
367 #define WM8955_LD2MO_SHIFT 8 /* LD2MO */
368 #define WM8955_LD2MO_WIDTH 1 /* LD2MO */
369 #define WM8955_LI2MO 0x0080 /* LI2MO */
370 #define WM8955_LI2MO_MASK 0x0080 /* LI2MO */
371 #define WM8955_LI2MO_SHIFT 7 /* LI2MO */
372 #define WM8955_LI2MO_WIDTH 1 /* LI2MO */
373 #define WM8955_LI2MOVOL_MASK 0x0070 /* LI2MOVOL - [6:4] */
374 #define WM8955_LI2MOVOL_SHIFT 4 /* LI2MOVOL - [6:4] */
375 #define WM8955_LI2MOVOL_WIDTH 3 /* LI2MOVOL - [6:4] */
376 #define WM8955_DMEN 0x0001 /* DMEN */
377 #define WM8955_DMEN_MASK 0x0001 /* DMEN */
378 #define WM8955_DMEN_SHIFT 0 /* DMEN */
379 #define WM8955_DMEN_WIDTH 1 /* DMEN */
382 * R39 (0x27) - Mono out Mix (2)
384 #define WM8955_RD2MO 0x0100 /* RD2MO */
385 #define WM8955_RD2MO_MASK 0x0100 /* RD2MO */
386 #define WM8955_RD2MO_SHIFT 8 /* RD2MO */
387 #define WM8955_RD2MO_WIDTH 1 /* RD2MO */
388 #define WM8955_RI2MO 0x0080 /* RI2MO */
389 #define WM8955_RI2MO_MASK 0x0080 /* RI2MO */
390 #define WM8955_RI2MO_SHIFT 7 /* RI2MO */
391 #define WM8955_RI2MO_WIDTH 1 /* RI2MO */
392 #define WM8955_RI2MOVOL_MASK 0x0070 /* RI2MOVOL - [6:4] */
393 #define WM8955_RI2MOVOL_SHIFT 4 /* RI2MOVOL - [6:4] */
394 #define WM8955_RI2MOVOL_WIDTH 3 /* RI2MOVOL - [6:4] */
397 * R40 (0x28) - LOUT2 volume
399 #define WM8955_LO2VU 0x0100 /* LO2VU */
400 #define WM8955_LO2VU_MASK 0x0100 /* LO2VU */
401 #define WM8955_LO2VU_SHIFT 8 /* LO2VU */
402 #define WM8955_LO2VU_WIDTH 1 /* LO2VU */
403 #define WM8955_LO2ZC 0x0080 /* LO2ZC */
404 #define WM8955_LO2ZC_MASK 0x0080 /* LO2ZC */
405 #define WM8955_LO2ZC_SHIFT 7 /* LO2ZC */
406 #define WM8955_LO2ZC_WIDTH 1 /* LO2ZC */
407 #define WM8955_LOUT2VOL_MASK 0x007F /* LOUT2VOL - [6:0] */
408 #define WM8955_LOUT2VOL_SHIFT 0 /* LOUT2VOL - [6:0] */
409 #define WM8955_LOUT2VOL_WIDTH 7 /* LOUT2VOL - [6:0] */
412 * R41 (0x29) - ROUT2 volume
414 #define WM8955_RO2VU 0x0100 /* RO2VU */
415 #define WM8955_RO2VU_MASK 0x0100 /* RO2VU */
416 #define WM8955_RO2VU_SHIFT 8 /* RO2VU */
417 #define WM8955_RO2VU_WIDTH 1 /* RO2VU */
418 #define WM8955_RO2ZC 0x0080 /* RO2ZC */
419 #define WM8955_RO2ZC_MASK 0x0080 /* RO2ZC */
420 #define WM8955_RO2ZC_SHIFT 7 /* RO2ZC */
421 #define WM8955_RO2ZC_WIDTH 1 /* RO2ZC */
422 #define WM8955_ROUT2VOL_MASK 0x007F /* ROUT2VOL - [6:0] */
423 #define WM8955_ROUT2VOL_SHIFT 0 /* ROUT2VOL - [6:0] */
424 #define WM8955_ROUT2VOL_WIDTH 7 /* ROUT2VOL - [6:0] */
427 * R42 (0x2A) - MONOOUT volume
429 #define WM8955_MOZC 0x0080 /* MOZC */
430 #define WM8955_MOZC_MASK 0x0080 /* MOZC */
431 #define WM8955_MOZC_SHIFT 7 /* MOZC */
432 #define WM8955_MOZC_WIDTH 1 /* MOZC */
433 #define WM8955_MOUTVOL_MASK 0x007F /* MOUTVOL - [6:0] */
434 #define WM8955_MOUTVOL_SHIFT 0 /* MOUTVOL - [6:0] */
435 #define WM8955_MOUTVOL_WIDTH 7 /* MOUTVOL - [6:0] */
438 * R43 (0x2B) - Clocking / PLL
440 #define WM8955_MCLKSEL 0x0100 /* MCLKSEL */
441 #define WM8955_MCLKSEL_MASK 0x0100 /* MCLKSEL */
442 #define WM8955_MCLKSEL_SHIFT 8 /* MCLKSEL */
443 #define WM8955_MCLKSEL_WIDTH 1 /* MCLKSEL */
444 #define WM8955_PLLOUTDIV2 0x0020 /* PLLOUTDIV2 */
445 #define WM8955_PLLOUTDIV2_MASK 0x0020 /* PLLOUTDIV2 */
446 #define WM8955_PLLOUTDIV2_SHIFT 5 /* PLLOUTDIV2 */
447 #define WM8955_PLLOUTDIV2_WIDTH 1 /* PLLOUTDIV2 */
448 #define WM8955_PLL_RB 0x0010 /* PLL_RB */
449 #define WM8955_PLL_RB_MASK 0x0010 /* PLL_RB */
450 #define WM8955_PLL_RB_SHIFT 4 /* PLL_RB */
451 #define WM8955_PLL_RB_WIDTH 1 /* PLL_RB */
452 #define WM8955_PLLEN 0x0008 /* PLLEN */
453 #define WM8955_PLLEN_MASK 0x0008 /* PLLEN */
454 #define WM8955_PLLEN_SHIFT 3 /* PLLEN */
455 #define WM8955_PLLEN_WIDTH 1 /* PLLEN */
458 * R44 (0x2C) - PLL Control 1
460 #define WM8955_N_MASK 0x01E0 /* N - [8:5] */
461 #define WM8955_N_SHIFT 5 /* N - [8:5] */
462 #define WM8955_N_WIDTH 4 /* N - [8:5] */
463 #define WM8955_K_21_18_MASK 0x000F /* K(21:18) - [3:0] */
464 #define WM8955_K_21_18_SHIFT 0 /* K(21:18) - [3:0] */
465 #define WM8955_K_21_18_WIDTH 4 /* K(21:18) - [3:0] */
468 * R45 (0x2D) - PLL Control 2
470 #define WM8955_K_17_9_MASK 0x01FF /* K(17:9) - [8:0] */
471 #define WM8955_K_17_9_SHIFT 0 /* K(17:9) - [8:0] */
472 #define WM8955_K_17_9_WIDTH 9 /* K(17:9) - [8:0] */
475 * R46 (0x2E) - PLL Control 3
477 #define WM8955_K_8_0_MASK 0x01FF /* K(8:0) - [8:0] */
478 #define WM8955_K_8_0_SHIFT 0 /* K(8:0) - [8:0] */
479 #define WM8955_K_8_0_WIDTH 9 /* K(8:0) - [8:0] */
482 * R59 (0x3B) - PLL Control 4
484 #define WM8955_KEN 0x0080 /* KEN */
485 #define WM8955_KEN_MASK 0x0080 /* KEN */
486 #define WM8955_KEN_SHIFT 7 /* KEN */
487 #define WM8955_KEN_WIDTH 1 /* KEN */
489 #endif