2 * davinci_mmc.c - TI DaVinci MMC/SD/SDIO driver
4 * Copyright (C) 2006 Texas Instruments.
5 * Original author: Purushotam Kumar
6 * Copyright (C) 2009 David Brownell
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
23 #include <linux/module.h>
24 #include <linux/ioport.h>
25 #include <linux/platform_device.h>
26 #include <linux/clk.h>
27 #include <linux/err.h>
28 #include <linux/cpufreq.h>
29 #include <linux/mmc/host.h>
31 #include <linux/irq.h>
32 #include <linux/delay.h>
33 #include <linux/dma-mapping.h>
34 #include <linux/mmc/mmc.h>
37 #include <mach/edma.h>
40 * Register Definitions
42 #define DAVINCI_MMCCTL 0x00 /* Control Register */
43 #define DAVINCI_MMCCLK 0x04 /* Memory Clock Control Register */
44 #define DAVINCI_MMCST0 0x08 /* Status Register 0 */
45 #define DAVINCI_MMCST1 0x0C /* Status Register 1 */
46 #define DAVINCI_MMCIM 0x10 /* Interrupt Mask Register */
47 #define DAVINCI_MMCTOR 0x14 /* Response Time-Out Register */
48 #define DAVINCI_MMCTOD 0x18 /* Data Read Time-Out Register */
49 #define DAVINCI_MMCBLEN 0x1C /* Block Length Register */
50 #define DAVINCI_MMCNBLK 0x20 /* Number of Blocks Register */
51 #define DAVINCI_MMCNBLC 0x24 /* Number of Blocks Counter Register */
52 #define DAVINCI_MMCDRR 0x28 /* Data Receive Register */
53 #define DAVINCI_MMCDXR 0x2C /* Data Transmit Register */
54 #define DAVINCI_MMCCMD 0x30 /* Command Register */
55 #define DAVINCI_MMCARGHL 0x34 /* Argument Register */
56 #define DAVINCI_MMCRSP01 0x38 /* Response Register 0 and 1 */
57 #define DAVINCI_MMCRSP23 0x3C /* Response Register 0 and 1 */
58 #define DAVINCI_MMCRSP45 0x40 /* Response Register 0 and 1 */
59 #define DAVINCI_MMCRSP67 0x44 /* Response Register 0 and 1 */
60 #define DAVINCI_MMCDRSP 0x48 /* Data Response Register */
61 #define DAVINCI_MMCETOK 0x4C
62 #define DAVINCI_MMCCIDX 0x50 /* Command Index Register */
63 #define DAVINCI_MMCCKC 0x54
64 #define DAVINCI_MMCTORC 0x58
65 #define DAVINCI_MMCTODC 0x5C
66 #define DAVINCI_MMCBLNC 0x60
67 #define DAVINCI_SDIOCTL 0x64
68 #define DAVINCI_SDIOST0 0x68
69 #define DAVINCI_SDIOEN 0x6C
70 #define DAVINCI_SDIOST 0x70
71 #define DAVINCI_MMCFIFOCTL 0x74 /* FIFO Control Register */
73 /* DAVINCI_MMCCTL definitions */
74 #define MMCCTL_DATRST (1 << 0)
75 #define MMCCTL_CMDRST (1 << 1)
76 #define MMCCTL_WIDTH_8_BIT (1 << 8)
77 #define MMCCTL_WIDTH_4_BIT (1 << 2)
78 #define MMCCTL_DATEG_DISABLED (0 << 6)
79 #define MMCCTL_DATEG_RISING (1 << 6)
80 #define MMCCTL_DATEG_FALLING (2 << 6)
81 #define MMCCTL_DATEG_BOTH (3 << 6)
82 #define MMCCTL_PERMDR_LE (0 << 9)
83 #define MMCCTL_PERMDR_BE (1 << 9)
84 #define MMCCTL_PERMDX_LE (0 << 10)
85 #define MMCCTL_PERMDX_BE (1 << 10)
87 /* DAVINCI_MMCCLK definitions */
88 #define MMCCLK_CLKEN (1 << 8)
89 #define MMCCLK_CLKRT_MASK (0xFF << 0)
91 /* IRQ bit definitions, for DAVINCI_MMCST0 and DAVINCI_MMCIM */
92 #define MMCST0_DATDNE BIT(0) /* data done */
93 #define MMCST0_BSYDNE BIT(1) /* busy done */
94 #define MMCST0_RSPDNE BIT(2) /* command done */
95 #define MMCST0_TOUTRD BIT(3) /* data read timeout */
96 #define MMCST0_TOUTRS BIT(4) /* command response timeout */
97 #define MMCST0_CRCWR BIT(5) /* data write CRC error */
98 #define MMCST0_CRCRD BIT(6) /* data read CRC error */
99 #define MMCST0_CRCRS BIT(7) /* command response CRC error */
100 #define MMCST0_DXRDY BIT(9) /* data transmit ready (fifo empty) */
101 #define MMCST0_DRRDY BIT(10) /* data receive ready (data in fifo)*/
102 #define MMCST0_DATED BIT(11) /* DAT3 edge detect */
103 #define MMCST0_TRNDNE BIT(12) /* transfer done */
105 /* DAVINCI_MMCST1 definitions */
106 #define MMCST1_BUSY (1 << 0)
108 /* DAVINCI_MMCCMD definitions */
109 #define MMCCMD_CMD_MASK (0x3F << 0)
110 #define MMCCMD_PPLEN (1 << 7)
111 #define MMCCMD_BSYEXP (1 << 8)
112 #define MMCCMD_RSPFMT_MASK (3 << 9)
113 #define MMCCMD_RSPFMT_NONE (0 << 9)
114 #define MMCCMD_RSPFMT_R1456 (1 << 9)
115 #define MMCCMD_RSPFMT_R2 (2 << 9)
116 #define MMCCMD_RSPFMT_R3 (3 << 9)
117 #define MMCCMD_DTRW (1 << 11)
118 #define MMCCMD_STRMTP (1 << 12)
119 #define MMCCMD_WDATX (1 << 13)
120 #define MMCCMD_INITCK (1 << 14)
121 #define MMCCMD_DCLR (1 << 15)
122 #define MMCCMD_DMATRIG (1 << 16)
124 /* DAVINCI_MMCFIFOCTL definitions */
125 #define MMCFIFOCTL_FIFORST (1 << 0)
126 #define MMCFIFOCTL_FIFODIR_WR (1 << 1)
127 #define MMCFIFOCTL_FIFODIR_RD (0 << 1)
128 #define MMCFIFOCTL_FIFOLEV (1 << 2) /* 0 = 128 bits, 1 = 256 bits */
129 #define MMCFIFOCTL_ACCWD_4 (0 << 3) /* access width of 4 bytes */
130 #define MMCFIFOCTL_ACCWD_3 (1 << 3) /* access width of 3 bytes */
131 #define MMCFIFOCTL_ACCWD_2 (2 << 3) /* access width of 2 bytes */
132 #define MMCFIFOCTL_ACCWD_1 (3 << 3) /* access width of 1 byte */
135 /* MMCSD Init clock in Hz in opendrain mode */
136 #define MMCSD_INIT_CLOCK 200000
139 * One scatterlist dma "segment" is at most MAX_CCNT rw_threshold units,
140 * and we handle up to MAX_NR_SG segments. MMC_BLOCK_BOUNCE kicks in only
141 * for drivers with max_hw_segs == 1, making the segments bigger (64KB)
142 * than the page or two that's otherwise typical. nr_sg (passed from
143 * platform data) == 16 gives at least the same throughput boost, using
144 * EDMA transfer linkage instead of spending CPU time copying pages.
146 #define MAX_CCNT ((1 << 16) - 1)
150 static unsigned rw_threshold
= 32;
151 module_param(rw_threshold
, uint
, S_IRUGO
);
152 MODULE_PARM_DESC(rw_threshold
,
153 "Read/Write threshold. Default = 32");
155 static unsigned __initdata use_dma
= 1;
156 module_param(use_dma
, uint
, 0);
157 MODULE_PARM_DESC(use_dma
, "Whether to use DMA or not. Default = 1");
159 struct mmc_davinci_host
{
160 struct mmc_command
*cmd
;
161 struct mmc_data
*data
;
162 struct mmc_host
*mmc
;
164 unsigned int mmc_input_clk
;
166 struct resource
*mem_res
;
168 unsigned char bus_mode
;
170 #define DAVINCI_MMC_DATADIR_NONE 0
171 #define DAVINCI_MMC_DATADIR_READ 1
172 #define DAVINCI_MMC_DATADIR_WRITE 2
173 unsigned char data_dir
;
174 unsigned char suspended
;
176 /* buffer is used during PIO of one scatterlist segment, and
177 * is updated along with buffer_bytes_left. bytes_left applies
178 * to all N blocks of the PIO transfer.
181 u32 buffer_bytes_left
;
188 /* Scatterlist DMA uses one or more parameter RAM entries:
189 * the main one (associated with rxdma or txdma) plus zero or
190 * more links. The entries for a given transfer differ only
191 * by memory buffer (address, length) and link field.
193 struct edmacc_param tx_template
;
194 struct edmacc_param rx_template
;
196 u32 links
[MAX_NR_SG
- 1];
198 /* For PIO we walk scatterlists one segment at a time. */
200 struct scatterlist
*sg
;
202 /* Version of the MMC/SD controller */
204 /* for ns in one cycle calculation */
205 unsigned ns_in_one_cycle
;
206 /* Number of sg segments */
208 #ifdef CONFIG_CPU_FREQ
209 struct notifier_block freq_transition
;
215 static void mmc_davinci_sg_to_buf(struct mmc_davinci_host
*host
)
217 host
->buffer_bytes_left
= sg_dma_len(host
->sg
);
218 host
->buffer
= sg_virt(host
->sg
);
219 if (host
->buffer_bytes_left
> host
->bytes_left
)
220 host
->buffer_bytes_left
= host
->bytes_left
;
223 static void davinci_fifo_data_trans(struct mmc_davinci_host
*host
,
229 if (host
->buffer_bytes_left
== 0) {
230 host
->sg
= sg_next(host
->data
->sg
);
231 mmc_davinci_sg_to_buf(host
);
235 if (n
> host
->buffer_bytes_left
)
236 n
= host
->buffer_bytes_left
;
237 host
->buffer_bytes_left
-= n
;
238 host
->bytes_left
-= n
;
240 /* NOTE: we never transfer more than rw_threshold bytes
241 * to/from the fifo here; there's no I/O overlap.
242 * This also assumes that access width( i.e. ACCWD) is 4 bytes
244 if (host
->data_dir
== DAVINCI_MMC_DATADIR_WRITE
) {
245 for (i
= 0; i
< (n
>> 2); i
++) {
246 writel(*((u32
*)p
), host
->base
+ DAVINCI_MMCDXR
);
250 iowrite8_rep(host
->base
+ DAVINCI_MMCDXR
, p
, (n
& 3));
254 for (i
= 0; i
< (n
>> 2); i
++) {
255 *((u32
*)p
) = readl(host
->base
+ DAVINCI_MMCDRR
);
259 ioread8_rep(host
->base
+ DAVINCI_MMCDRR
, p
, (n
& 3));
266 static void mmc_davinci_start_command(struct mmc_davinci_host
*host
,
267 struct mmc_command
*cmd
)
272 dev_dbg(mmc_dev(host
->mmc
), "CMD%d, arg 0x%08x%s\n",
273 cmd
->opcode
, cmd
->arg
,
275 switch (mmc_resp_type(cmd
)) {
277 s
= ", R1/R5/R6/R7 response";
280 s
= ", R1b response";
286 s
= ", R3/R4 response";
289 s
= ", (R? response)";
294 switch (mmc_resp_type(cmd
)) {
296 /* There's some spec confusion about when R1B is
297 * allowed, but if the card doesn't issue a BUSY
298 * then it's harmless for us to allow it.
300 cmd_reg
|= MMCCMD_BSYEXP
;
302 case MMC_RSP_R1
: /* 48 bits, CRC */
303 cmd_reg
|= MMCCMD_RSPFMT_R1456
;
305 case MMC_RSP_R2
: /* 136 bits, CRC */
306 cmd_reg
|= MMCCMD_RSPFMT_R2
;
308 case MMC_RSP_R3
: /* 48 bits, no CRC */
309 cmd_reg
|= MMCCMD_RSPFMT_R3
;
312 cmd_reg
|= MMCCMD_RSPFMT_NONE
;
313 dev_dbg(mmc_dev(host
->mmc
), "unknown resp_type %04x\n",
318 /* Set command index */
319 cmd_reg
|= cmd
->opcode
;
321 /* Enable EDMA transfer triggers */
323 cmd_reg
|= MMCCMD_DMATRIG
;
325 if (host
->version
== MMC_CTLR_VERSION_2
&& host
->data
!= NULL
&&
326 host
->data_dir
== DAVINCI_MMC_DATADIR_READ
)
327 cmd_reg
|= MMCCMD_DMATRIG
;
329 /* Setting whether command involves data transfer or not */
331 cmd_reg
|= MMCCMD_WDATX
;
333 /* Setting whether stream or block transfer */
334 if (cmd
->flags
& MMC_DATA_STREAM
)
335 cmd_reg
|= MMCCMD_STRMTP
;
337 /* Setting whether data read or write */
338 if (host
->data_dir
== DAVINCI_MMC_DATADIR_WRITE
)
339 cmd_reg
|= MMCCMD_DTRW
;
341 if (host
->bus_mode
== MMC_BUSMODE_PUSHPULL
)
342 cmd_reg
|= MMCCMD_PPLEN
;
344 /* set Command timeout */
345 writel(0x1FFF, host
->base
+ DAVINCI_MMCTOR
);
347 /* Enable interrupt (calculate here, defer until FIFO is stuffed). */
348 im_val
= MMCST0_RSPDNE
| MMCST0_CRCRS
| MMCST0_TOUTRS
;
349 if (host
->data_dir
== DAVINCI_MMC_DATADIR_WRITE
) {
350 im_val
|= MMCST0_DATDNE
| MMCST0_CRCWR
;
353 im_val
|= MMCST0_DXRDY
;
354 } else if (host
->data_dir
== DAVINCI_MMC_DATADIR_READ
) {
355 im_val
|= MMCST0_DATDNE
| MMCST0_CRCRD
| MMCST0_TOUTRD
;
358 im_val
|= MMCST0_DRRDY
;
362 * Before non-DMA WRITE commands the controller needs priming:
363 * FIFO should be populated with 32 bytes i.e. whatever is the FIFO size
365 if (!host
->do_dma
&& (host
->data_dir
== DAVINCI_MMC_DATADIR_WRITE
))
366 davinci_fifo_data_trans(host
, rw_threshold
);
368 writel(cmd
->arg
, host
->base
+ DAVINCI_MMCARGHL
);
369 writel(cmd_reg
, host
->base
+ DAVINCI_MMCCMD
);
370 writel(im_val
, host
->base
+ DAVINCI_MMCIM
);
373 /*----------------------------------------------------------------------*/
375 /* DMA infrastructure */
377 static void davinci_abort_dma(struct mmc_davinci_host
*host
)
381 if (host
->data_dir
== DAVINCI_MMC_DATADIR_READ
)
382 sync_dev
= host
->rxdma
;
384 sync_dev
= host
->txdma
;
387 edma_clean_channel(sync_dev
);
391 mmc_davinci_xfer_done(struct mmc_davinci_host
*host
, struct mmc_data
*data
);
393 static void mmc_davinci_dma_cb(unsigned channel
, u16 ch_status
, void *data
)
395 if (DMA_COMPLETE
!= ch_status
) {
396 struct mmc_davinci_host
*host
= data
;
398 /* Currently means: DMA Event Missed, or "null" transfer
399 * request was seen. In the future, TC errors (like bad
400 * addresses) might be presented too.
402 dev_warn(mmc_dev(host
->mmc
), "DMA %s error\n",
403 (host
->data
->flags
& MMC_DATA_WRITE
)
405 host
->data
->error
= -EIO
;
406 mmc_davinci_xfer_done(host
, host
->data
);
410 /* Set up tx or rx template, to be modified and updated later */
411 static void __init
mmc_davinci_dma_setup(struct mmc_davinci_host
*host
,
412 bool tx
, struct edmacc_param
*template)
416 const u16 bcnt
= rw_threshold
>> 2;
420 s16 src_bidx
, dst_bidx
;
421 s16 src_cidx
, dst_cidx
;
424 * A-B Sync transfer: each DMA request is for one "frame" of
425 * rw_threshold bytes, broken into "acnt"-size chunks repeated
426 * "bcnt" times. Each segment needs "ccnt" such frames; since
427 * we tell the block layer our mmc->max_seg_size limit, we can
428 * trust (later) that it's within bounds.
430 * The FIFOs are read/written in 4-byte chunks (acnt == 4) and
431 * EDMA will optimize memory operations to use larger bursts.
434 sync_dev
= host
->txdma
;
436 /* src_prt, ccnt, and link to be set up later */
438 src_cidx
= acnt
* bcnt
;
440 dst_port
= host
->mem_res
->start
+ DAVINCI_MMCDXR
;
444 sync_dev
= host
->rxdma
;
446 src_port
= host
->mem_res
->start
+ DAVINCI_MMCDRR
;
450 /* dst_prt, ccnt, and link to be set up later */
452 dst_cidx
= acnt
* bcnt
;
456 * We can't use FIFO mode for the FIFOs because MMC FIFO addresses
457 * are not 256-bit (32-byte) aligned. So we use INCR, and the W8BIT
458 * parameter is ignored.
460 edma_set_src(sync_dev
, src_port
, INCR
, W8BIT
);
461 edma_set_dest(sync_dev
, dst_port
, INCR
, W8BIT
);
463 edma_set_src_index(sync_dev
, src_bidx
, src_cidx
);
464 edma_set_dest_index(sync_dev
, dst_bidx
, dst_cidx
);
466 edma_set_transfer_params(sync_dev
, acnt
, bcnt
, ccnt
, 8, ABSYNC
);
468 edma_read_slot(sync_dev
, template);
470 /* don't bother with irqs or chaining */
471 template->opt
|= EDMA_CHAN_SLOT(sync_dev
) << 12;
474 static void mmc_davinci_send_dma_request(struct mmc_davinci_host
*host
,
475 struct mmc_data
*data
)
477 struct edmacc_param
*template;
480 struct scatterlist
*sg
;
482 unsigned bytes_left
= host
->bytes_left
;
483 const unsigned shift
= ffs(rw_threshold
) - 1;;
485 if (host
->data_dir
== DAVINCI_MMC_DATADIR_WRITE
) {
486 template = &host
->tx_template
;
487 channel
= host
->txdma
;
489 template = &host
->rx_template
;
490 channel
= host
->rxdma
;
493 /* We know sg_len and ccnt will never be out of range because
494 * we told the mmc layer which in turn tells the block layer
495 * to ensure that it only hands us one scatterlist segment
496 * per EDMA PARAM entry. Update the PARAM
497 * entries needed for each segment of this scatterlist.
499 for (slot
= channel
, link
= 0, sg
= data
->sg
, sg_len
= host
->sg_len
;
500 sg_len
-- != 0 && bytes_left
;
501 sg
= sg_next(sg
), slot
= host
->links
[link
++]) {
502 u32 buf
= sg_dma_address(sg
);
503 unsigned count
= sg_dma_len(sg
);
505 template->link_bcntrld
= sg_len
506 ? (EDMA_CHAN_SLOT(host
->links
[link
]) << 5)
509 if (count
> bytes_left
)
513 if (host
->data_dir
== DAVINCI_MMC_DATADIR_WRITE
)
517 template->ccnt
= count
>> shift
;
519 edma_write_slot(slot
, template);
522 if (host
->version
== MMC_CTLR_VERSION_2
)
523 edma_clear_event(channel
);
528 static int mmc_davinci_start_dma_transfer(struct mmc_davinci_host
*host
,
529 struct mmc_data
*data
)
532 int mask
= rw_threshold
- 1;
534 host
->sg_len
= dma_map_sg(mmc_dev(host
->mmc
), data
->sg
, data
->sg_len
,
535 ((data
->flags
& MMC_DATA_WRITE
)
539 /* no individual DMA segment should need a partial FIFO */
540 for (i
= 0; i
< host
->sg_len
; i
++) {
541 if (sg_dma_len(data
->sg
+ i
) & mask
) {
542 dma_unmap_sg(mmc_dev(host
->mmc
),
543 data
->sg
, data
->sg_len
,
544 (data
->flags
& MMC_DATA_WRITE
)
552 mmc_davinci_send_dma_request(host
, data
);
557 static void __init_or_module
558 davinci_release_dma_channels(struct mmc_davinci_host
*host
)
565 for (i
= 0; i
< host
->n_link
; i
++)
566 edma_free_slot(host
->links
[i
]);
568 edma_free_channel(host
->txdma
);
569 edma_free_channel(host
->rxdma
);
572 static int __init
davinci_acquire_dma_channels(struct mmc_davinci_host
*host
)
577 /* Acquire master DMA write channel */
578 r
= edma_alloc_channel(host
->txdma
, mmc_davinci_dma_cb
, host
,
581 dev_warn(mmc_dev(host
->mmc
), "alloc %s channel err %d\n",
585 mmc_davinci_dma_setup(host
, true, &host
->tx_template
);
587 /* Acquire master DMA read channel */
588 r
= edma_alloc_channel(host
->rxdma
, mmc_davinci_dma_cb
, host
,
591 dev_warn(mmc_dev(host
->mmc
), "alloc %s channel err %d\n",
593 goto free_master_write
;
595 mmc_davinci_dma_setup(host
, false, &host
->rx_template
);
597 /* Allocate parameter RAM slots, which will later be bound to a
598 * channel as needed to handle a scatterlist.
600 link_size
= min_t(unsigned, host
->nr_sg
, ARRAY_SIZE(host
->links
));
601 for (i
= 0; i
< link_size
; i
++) {
602 r
= edma_alloc_slot(EDMA_CTLR(host
->txdma
), EDMA_SLOT_ANY
);
604 dev_dbg(mmc_dev(host
->mmc
), "dma PaRAM alloc --> %d\n",
615 edma_free_channel(host
->txdma
);
620 /*----------------------------------------------------------------------*/
623 mmc_davinci_prepare_data(struct mmc_davinci_host
*host
, struct mmc_request
*req
)
625 int fifo_lev
= (rw_threshold
== 32) ? MMCFIFOCTL_FIFOLEV
: 0;
627 struct mmc_data
*data
= req
->data
;
629 if (host
->version
== MMC_CTLR_VERSION_2
)
630 fifo_lev
= (rw_threshold
== 64) ? MMCFIFOCTL_FIFOLEV
: 0;
634 host
->data_dir
= DAVINCI_MMC_DATADIR_NONE
;
635 writel(0, host
->base
+ DAVINCI_MMCBLEN
);
636 writel(0, host
->base
+ DAVINCI_MMCNBLK
);
640 dev_dbg(mmc_dev(host
->mmc
), "%s %s, %d blocks of %d bytes\n",
641 (data
->flags
& MMC_DATA_STREAM
) ? "stream" : "block",
642 (data
->flags
& MMC_DATA_WRITE
) ? "write" : "read",
643 data
->blocks
, data
->blksz
);
644 dev_dbg(mmc_dev(host
->mmc
), " DTO %d cycles + %d ns\n",
645 data
->timeout_clks
, data
->timeout_ns
);
646 timeout
= data
->timeout_clks
+
647 (data
->timeout_ns
/ host
->ns_in_one_cycle
);
648 if (timeout
> 0xffff)
651 writel(timeout
, host
->base
+ DAVINCI_MMCTOD
);
652 writel(data
->blocks
, host
->base
+ DAVINCI_MMCNBLK
);
653 writel(data
->blksz
, host
->base
+ DAVINCI_MMCBLEN
);
655 /* Configure the FIFO */
656 switch (data
->flags
& MMC_DATA_WRITE
) {
658 host
->data_dir
= DAVINCI_MMC_DATADIR_WRITE
;
659 writel(fifo_lev
| MMCFIFOCTL_FIFODIR_WR
| MMCFIFOCTL_FIFORST
,
660 host
->base
+ DAVINCI_MMCFIFOCTL
);
661 writel(fifo_lev
| MMCFIFOCTL_FIFODIR_WR
,
662 host
->base
+ DAVINCI_MMCFIFOCTL
);
666 host
->data_dir
= DAVINCI_MMC_DATADIR_READ
;
667 writel(fifo_lev
| MMCFIFOCTL_FIFODIR_RD
| MMCFIFOCTL_FIFORST
,
668 host
->base
+ DAVINCI_MMCFIFOCTL
);
669 writel(fifo_lev
| MMCFIFOCTL_FIFODIR_RD
,
670 host
->base
+ DAVINCI_MMCFIFOCTL
);
675 host
->bytes_left
= data
->blocks
* data
->blksz
;
677 /* For now we try to use DMA whenever we won't need partial FIFO
678 * reads or writes, either for the whole transfer (as tested here)
679 * or for any individual scatterlist segment (tested when we call
680 * start_dma_transfer).
682 * While we *could* change that, unusual block sizes are rarely
683 * used. The occasional fallback to PIO should't hurt.
685 if (host
->use_dma
&& (host
->bytes_left
& (rw_threshold
- 1)) == 0
686 && mmc_davinci_start_dma_transfer(host
, data
) == 0) {
687 /* zero this to ensure we take no PIO paths */
688 host
->bytes_left
= 0;
690 /* Revert to CPU Copy */
691 host
->sg_len
= data
->sg_len
;
692 host
->sg
= host
->data
->sg
;
693 mmc_davinci_sg_to_buf(host
);
697 static void mmc_davinci_request(struct mmc_host
*mmc
, struct mmc_request
*req
)
699 struct mmc_davinci_host
*host
= mmc_priv(mmc
);
700 unsigned long timeout
= jiffies
+ msecs_to_jiffies(900);
703 /* Card may still be sending BUSY after a previous operation,
704 * typically some kind of write. If so, we can't proceed yet.
706 while (time_before(jiffies
, timeout
)) {
707 mmcst1
= readl(host
->base
+ DAVINCI_MMCST1
);
708 if (!(mmcst1
& MMCST1_BUSY
))
712 if (mmcst1
& MMCST1_BUSY
) {
713 dev_err(mmc_dev(host
->mmc
), "still BUSY? bad ... \n");
714 req
->cmd
->error
= -ETIMEDOUT
;
715 mmc_request_done(mmc
, req
);
720 mmc_davinci_prepare_data(host
, req
);
721 mmc_davinci_start_command(host
, req
->cmd
);
724 static unsigned int calculate_freq_for_card(struct mmc_davinci_host
*host
,
725 unsigned int mmc_req_freq
)
727 unsigned int mmc_freq
= 0, mmc_pclk
= 0, mmc_push_pull_divisor
= 0;
729 mmc_pclk
= host
->mmc_input_clk
;
730 if (mmc_req_freq
&& mmc_pclk
> (2 * mmc_req_freq
))
731 mmc_push_pull_divisor
= ((unsigned int)mmc_pclk
732 / (2 * mmc_req_freq
)) - 1;
734 mmc_push_pull_divisor
= 0;
736 mmc_freq
= (unsigned int)mmc_pclk
737 / (2 * (mmc_push_pull_divisor
+ 1));
739 if (mmc_freq
> mmc_req_freq
)
740 mmc_push_pull_divisor
= mmc_push_pull_divisor
+ 1;
741 /* Convert ns to clock cycles */
742 if (mmc_req_freq
<= 400000)
743 host
->ns_in_one_cycle
= (1000000) / (((mmc_pclk
744 / (2 * (mmc_push_pull_divisor
+ 1)))/1000));
746 host
->ns_in_one_cycle
= (1000000) / (((mmc_pclk
747 / (2 * (mmc_push_pull_divisor
+ 1)))/1000000));
749 return mmc_push_pull_divisor
;
752 static void calculate_clk_divider(struct mmc_host
*mmc
, struct mmc_ios
*ios
)
754 unsigned int open_drain_freq
= 0, mmc_pclk
= 0;
755 unsigned int mmc_push_pull_freq
= 0;
756 struct mmc_davinci_host
*host
= mmc_priv(mmc
);
758 if (ios
->bus_mode
== MMC_BUSMODE_OPENDRAIN
) {
761 /* Ignoring the init clock value passed for fixing the inter
762 * operability with different cards.
764 open_drain_freq
= ((unsigned int)mmc_pclk
765 / (2 * MMCSD_INIT_CLOCK
)) - 1;
767 if (open_drain_freq
> 0xFF)
768 open_drain_freq
= 0xFF;
770 temp
= readl(host
->base
+ DAVINCI_MMCCLK
) & ~MMCCLK_CLKRT_MASK
;
771 temp
|= open_drain_freq
;
772 writel(temp
, host
->base
+ DAVINCI_MMCCLK
);
774 /* Convert ns to clock cycles */
775 host
->ns_in_one_cycle
= (1000000) / (MMCSD_INIT_CLOCK
/1000);
778 mmc_push_pull_freq
= calculate_freq_for_card(host
, ios
->clock
);
780 if (mmc_push_pull_freq
> 0xFF)
781 mmc_push_pull_freq
= 0xFF;
783 temp
= readl(host
->base
+ DAVINCI_MMCCLK
) & ~MMCCLK_CLKEN
;
784 writel(temp
, host
->base
+ DAVINCI_MMCCLK
);
788 temp
= readl(host
->base
+ DAVINCI_MMCCLK
) & ~MMCCLK_CLKRT_MASK
;
789 temp
|= mmc_push_pull_freq
;
790 writel(temp
, host
->base
+ DAVINCI_MMCCLK
);
792 writel(temp
| MMCCLK_CLKEN
, host
->base
+ DAVINCI_MMCCLK
);
798 static void mmc_davinci_set_ios(struct mmc_host
*mmc
, struct mmc_ios
*ios
)
800 struct mmc_davinci_host
*host
= mmc_priv(mmc
);
802 dev_dbg(mmc_dev(host
->mmc
),
803 "clock %dHz busmode %d powermode %d Vdd %04x\n",
804 ios
->clock
, ios
->bus_mode
, ios
->power_mode
,
807 switch (ios
->bus_width
) {
808 case MMC_BUS_WIDTH_8
:
809 dev_dbg(mmc_dev(host
->mmc
), "Enabling 8 bit mode\n");
810 writel((readl(host
->base
+ DAVINCI_MMCCTL
) &
811 ~MMCCTL_WIDTH_4_BIT
) | MMCCTL_WIDTH_8_BIT
,
812 host
->base
+ DAVINCI_MMCCTL
);
814 case MMC_BUS_WIDTH_4
:
815 dev_dbg(mmc_dev(host
->mmc
), "Enabling 4 bit mode\n");
816 if (host
->version
== MMC_CTLR_VERSION_2
)
817 writel((readl(host
->base
+ DAVINCI_MMCCTL
) &
818 ~MMCCTL_WIDTH_8_BIT
) | MMCCTL_WIDTH_4_BIT
,
819 host
->base
+ DAVINCI_MMCCTL
);
821 writel(readl(host
->base
+ DAVINCI_MMCCTL
) |
823 host
->base
+ DAVINCI_MMCCTL
);
825 case MMC_BUS_WIDTH_1
:
826 dev_dbg(mmc_dev(host
->mmc
), "Enabling 1 bit mode\n");
827 if (host
->version
== MMC_CTLR_VERSION_2
)
828 writel(readl(host
->base
+ DAVINCI_MMCCTL
) &
829 ~(MMCCTL_WIDTH_8_BIT
| MMCCTL_WIDTH_4_BIT
),
830 host
->base
+ DAVINCI_MMCCTL
);
832 writel(readl(host
->base
+ DAVINCI_MMCCTL
) &
834 host
->base
+ DAVINCI_MMCCTL
);
838 calculate_clk_divider(mmc
, ios
);
840 host
->bus_mode
= ios
->bus_mode
;
841 if (ios
->power_mode
== MMC_POWER_UP
) {
842 unsigned long timeout
= jiffies
+ msecs_to_jiffies(50);
845 /* Send clock cycles, poll completion */
846 writel(0, host
->base
+ DAVINCI_MMCARGHL
);
847 writel(MMCCMD_INITCK
, host
->base
+ DAVINCI_MMCCMD
);
848 while (time_before(jiffies
, timeout
)) {
849 u32 tmp
= readl(host
->base
+ DAVINCI_MMCST0
);
851 if (tmp
& MMCST0_RSPDNE
) {
858 dev_warn(mmc_dev(host
->mmc
), "powerup timeout\n");
864 mmc_davinci_xfer_done(struct mmc_davinci_host
*host
, struct mmc_data
*data
)
869 davinci_abort_dma(host
);
871 dma_unmap_sg(mmc_dev(host
->mmc
), data
->sg
, data
->sg_len
,
872 (data
->flags
& MMC_DATA_WRITE
)
875 host
->do_dma
= false;
877 host
->data_dir
= DAVINCI_MMC_DATADIR_NONE
;
879 if (!data
->stop
|| (host
->cmd
&& host
->cmd
->error
)) {
880 mmc_request_done(host
->mmc
, data
->mrq
);
881 writel(0, host
->base
+ DAVINCI_MMCIM
);
883 mmc_davinci_start_command(host
, data
->stop
);
886 static void mmc_davinci_cmd_done(struct mmc_davinci_host
*host
,
887 struct mmc_command
*cmd
)
891 if (cmd
->flags
& MMC_RSP_PRESENT
) {
892 if (cmd
->flags
& MMC_RSP_136
) {
893 /* response type 2 */
894 cmd
->resp
[3] = readl(host
->base
+ DAVINCI_MMCRSP01
);
895 cmd
->resp
[2] = readl(host
->base
+ DAVINCI_MMCRSP23
);
896 cmd
->resp
[1] = readl(host
->base
+ DAVINCI_MMCRSP45
);
897 cmd
->resp
[0] = readl(host
->base
+ DAVINCI_MMCRSP67
);
899 /* response types 1, 1b, 3, 4, 5, 6 */
900 cmd
->resp
[0] = readl(host
->base
+ DAVINCI_MMCRSP67
);
904 if (host
->data
== NULL
|| cmd
->error
) {
905 if (cmd
->error
== -ETIMEDOUT
)
906 cmd
->mrq
->cmd
->retries
= 0;
907 mmc_request_done(host
->mmc
, cmd
->mrq
);
908 writel(0, host
->base
+ DAVINCI_MMCIM
);
912 static inline void mmc_davinci_reset_ctrl(struct mmc_davinci_host
*host
,
917 temp
= readl(host
->base
+ DAVINCI_MMCCTL
);
919 temp
|= MMCCTL_CMDRST
| MMCCTL_DATRST
;
921 temp
&= ~(MMCCTL_CMDRST
| MMCCTL_DATRST
);
923 writel(temp
, host
->base
+ DAVINCI_MMCCTL
);
928 davinci_abort_data(struct mmc_davinci_host
*host
, struct mmc_data
*data
)
930 mmc_davinci_reset_ctrl(host
, 1);
931 mmc_davinci_reset_ctrl(host
, 0);
934 static irqreturn_t
mmc_davinci_irq(int irq
, void *dev_id
)
936 struct mmc_davinci_host
*host
= (struct mmc_davinci_host
*)dev_id
;
937 unsigned int status
, qstatus
;
939 int end_transfer
= 0;
940 struct mmc_data
*data
= host
->data
;
942 if (host
->cmd
== NULL
&& host
->data
== NULL
) {
943 status
= readl(host
->base
+ DAVINCI_MMCST0
);
944 dev_dbg(mmc_dev(host
->mmc
),
945 "Spurious interrupt 0x%04x\n", status
);
946 /* Disable the interrupt from mmcsd */
947 writel(0, host
->base
+ DAVINCI_MMCIM
);
951 status
= readl(host
->base
+ DAVINCI_MMCST0
);
954 /* handle FIFO first when using PIO for data.
955 * bytes_left will decrease to zero as I/O progress and status will
956 * read zero over iteration because this controller status
957 * register(MMCST0) reports any status only once and it is cleared
958 * by read. So, it is not unbouned loop even in the case of
961 while (host
->bytes_left
&& (status
& (MMCST0_DXRDY
| MMCST0_DRRDY
))) {
962 davinci_fifo_data_trans(host
, rw_threshold
);
963 status
= readl(host
->base
+ DAVINCI_MMCST0
);
969 if (qstatus
& MMCST0_DATDNE
) {
970 /* All blocks sent/received, and CRC checks passed */
972 if ((host
->do_dma
== 0) && (host
->bytes_left
> 0)) {
973 /* if datasize < rw_threshold
974 * no RX ints are generated
976 davinci_fifo_data_trans(host
, host
->bytes_left
);
979 data
->bytes_xfered
= data
->blocks
* data
->blksz
;
981 dev_err(mmc_dev(host
->mmc
),
982 "DATDNE with no host->data\n");
986 if (qstatus
& MMCST0_TOUTRD
) {
987 /* Read data timeout */
988 data
->error
= -ETIMEDOUT
;
991 dev_dbg(mmc_dev(host
->mmc
),
992 "read data timeout, status %x\n",
995 davinci_abort_data(host
, data
);
998 if (qstatus
& (MMCST0_CRCWR
| MMCST0_CRCRD
)) {
1000 data
->error
= -EILSEQ
;
1003 /* NOTE: this controller uses CRCWR to report both CRC
1004 * errors and timeouts (on writes). MMCDRSP values are
1005 * only weakly documented, but 0x9f was clearly a timeout
1006 * case and the two three-bit patterns in various SD specs
1007 * (101, 010) aren't part of it ...
1009 if (qstatus
& MMCST0_CRCWR
) {
1010 u32 temp
= readb(host
->base
+ DAVINCI_MMCDRSP
);
1013 data
->error
= -ETIMEDOUT
;
1015 dev_dbg(mmc_dev(host
->mmc
), "data %s %s error\n",
1016 (qstatus
& MMCST0_CRCWR
) ? "write" : "read",
1017 (data
->error
== -ETIMEDOUT
) ? "timeout" : "CRC");
1019 davinci_abort_data(host
, data
);
1022 if (qstatus
& MMCST0_TOUTRS
) {
1023 /* Command timeout */
1025 dev_dbg(mmc_dev(host
->mmc
),
1026 "CMD%d timeout, status %x\n",
1027 host
->cmd
->opcode
, qstatus
);
1028 host
->cmd
->error
= -ETIMEDOUT
;
1031 davinci_abort_data(host
, data
);
1037 if (qstatus
& MMCST0_CRCRS
) {
1038 /* Command CRC error */
1039 dev_dbg(mmc_dev(host
->mmc
), "Command CRC error\n");
1041 host
->cmd
->error
= -EILSEQ
;
1046 if (qstatus
& MMCST0_RSPDNE
) {
1047 /* End of command phase */
1048 end_command
= (int) host
->cmd
;
1052 mmc_davinci_cmd_done(host
, host
->cmd
);
1054 mmc_davinci_xfer_done(host
, data
);
1058 static int mmc_davinci_get_cd(struct mmc_host
*mmc
)
1060 struct platform_device
*pdev
= to_platform_device(mmc
->parent
);
1061 struct davinci_mmc_config
*config
= pdev
->dev
.platform_data
;
1063 if (!config
|| !config
->get_cd
)
1065 return config
->get_cd(pdev
->id
);
1068 static int mmc_davinci_get_ro(struct mmc_host
*mmc
)
1070 struct platform_device
*pdev
= to_platform_device(mmc
->parent
);
1071 struct davinci_mmc_config
*config
= pdev
->dev
.platform_data
;
1073 if (!config
|| !config
->get_ro
)
1075 return config
->get_ro(pdev
->id
);
1078 static struct mmc_host_ops mmc_davinci_ops
= {
1079 .request
= mmc_davinci_request
,
1080 .set_ios
= mmc_davinci_set_ios
,
1081 .get_cd
= mmc_davinci_get_cd
,
1082 .get_ro
= mmc_davinci_get_ro
,
1085 /*----------------------------------------------------------------------*/
1087 #ifdef CONFIG_CPU_FREQ
1088 static int mmc_davinci_cpufreq_transition(struct notifier_block
*nb
,
1089 unsigned long val
, void *data
)
1091 struct mmc_davinci_host
*host
;
1092 unsigned int mmc_pclk
;
1093 struct mmc_host
*mmc
;
1094 unsigned long flags
;
1096 host
= container_of(nb
, struct mmc_davinci_host
, freq_transition
);
1098 mmc_pclk
= clk_get_rate(host
->clk
);
1100 if (val
== CPUFREQ_POSTCHANGE
) {
1101 spin_lock_irqsave(&mmc
->lock
, flags
);
1102 host
->mmc_input_clk
= mmc_pclk
;
1103 calculate_clk_divider(mmc
, &mmc
->ios
);
1104 spin_unlock_irqrestore(&mmc
->lock
, flags
);
1110 static inline int mmc_davinci_cpufreq_register(struct mmc_davinci_host
*host
)
1112 host
->freq_transition
.notifier_call
= mmc_davinci_cpufreq_transition
;
1114 return cpufreq_register_notifier(&host
->freq_transition
,
1115 CPUFREQ_TRANSITION_NOTIFIER
);
1118 static inline void mmc_davinci_cpufreq_deregister(struct mmc_davinci_host
*host
)
1120 cpufreq_unregister_notifier(&host
->freq_transition
,
1121 CPUFREQ_TRANSITION_NOTIFIER
);
1124 static inline int mmc_davinci_cpufreq_register(struct mmc_davinci_host
*host
)
1129 static inline void mmc_davinci_cpufreq_deregister(struct mmc_davinci_host
*host
)
1133 static void __init
init_mmcsd_host(struct mmc_davinci_host
*host
)
1136 mmc_davinci_reset_ctrl(host
, 1);
1138 writel(0, host
->base
+ DAVINCI_MMCCLK
);
1139 writel(MMCCLK_CLKEN
, host
->base
+ DAVINCI_MMCCLK
);
1141 writel(0x1FFF, host
->base
+ DAVINCI_MMCTOR
);
1142 writel(0xFFFF, host
->base
+ DAVINCI_MMCTOD
);
1144 mmc_davinci_reset_ctrl(host
, 0);
1147 static int __init
davinci_mmcsd_probe(struct platform_device
*pdev
)
1149 struct davinci_mmc_config
*pdata
= pdev
->dev
.platform_data
;
1150 struct mmc_davinci_host
*host
= NULL
;
1151 struct mmc_host
*mmc
= NULL
;
1152 struct resource
*r
, *mem
= NULL
;
1153 int ret
= 0, irq
= 0;
1156 /* REVISIT: when we're fully converted, fail if pdata is NULL */
1159 r
= platform_get_resource(pdev
, IORESOURCE_MEM
, 0);
1160 irq
= platform_get_irq(pdev
, 0);
1161 if (!r
|| irq
== NO_IRQ
)
1165 mem_size
= resource_size(r
);
1166 mem
= request_mem_region(r
->start
, mem_size
, pdev
->name
);
1171 mmc
= mmc_alloc_host(sizeof(struct mmc_davinci_host
), &pdev
->dev
);
1175 host
= mmc_priv(mmc
);
1176 host
->mmc
= mmc
; /* Important */
1178 r
= platform_get_resource(pdev
, IORESOURCE_DMA
, 0);
1181 host
->rxdma
= r
->start
;
1183 r
= platform_get_resource(pdev
, IORESOURCE_DMA
, 1);
1186 host
->txdma
= r
->start
;
1188 host
->mem_res
= mem
;
1189 host
->base
= ioremap(mem
->start
, mem_size
);
1194 host
->clk
= clk_get(&pdev
->dev
, "MMCSDCLK");
1195 if (IS_ERR(host
->clk
)) {
1196 ret
= PTR_ERR(host
->clk
);
1199 clk_enable(host
->clk
);
1200 host
->mmc_input_clk
= clk_get_rate(host
->clk
);
1202 init_mmcsd_host(host
);
1205 host
->nr_sg
= pdata
->nr_sg
- 1;
1207 if (host
->nr_sg
> MAX_NR_SG
|| !host
->nr_sg
)
1208 host
->nr_sg
= MAX_NR_SG
;
1210 host
->use_dma
= use_dma
;
1213 if (host
->use_dma
&& davinci_acquire_dma_channels(host
) != 0)
1216 /* REVISIT: someday, support IRQ-driven card detection. */
1217 mmc
->caps
|= MMC_CAP_NEEDS_POLL
;
1218 mmc
->caps
|= MMC_CAP_WAIT_WHILE_BUSY
;
1220 if (pdata
&& (pdata
->wires
== 4 || pdata
->wires
== 0))
1221 mmc
->caps
|= MMC_CAP_4_BIT_DATA
;
1223 if (pdata
&& (pdata
->wires
== 8))
1224 mmc
->caps
|= (MMC_CAP_4_BIT_DATA
| MMC_CAP_8_BIT_DATA
);
1226 host
->version
= pdata
->version
;
1228 mmc
->ops
= &mmc_davinci_ops
;
1229 mmc
->f_min
= 312500;
1230 mmc
->f_max
= 25000000;
1231 if (pdata
&& pdata
->max_freq
)
1232 mmc
->f_max
= pdata
->max_freq
;
1233 if (pdata
&& pdata
->caps
)
1234 mmc
->caps
|= pdata
->caps
;
1235 mmc
->ocr_avail
= MMC_VDD_32_33
| MMC_VDD_33_34
;
1237 /* With no iommu coalescing pages, each phys_seg is a hw_seg.
1238 * Each hw_seg uses one EDMA parameter RAM slot, always one
1239 * channel and then usually some linked slots.
1241 mmc
->max_hw_segs
= 1 + host
->n_link
;
1242 mmc
->max_phys_segs
= mmc
->max_hw_segs
;
1244 /* EDMA limit per hw segment (one or two MBytes) */
1245 mmc
->max_seg_size
= MAX_CCNT
* rw_threshold
;
1247 /* MMC/SD controller limits for multiblock requests */
1248 mmc
->max_blk_size
= 4095; /* BLEN is 12 bits */
1249 mmc
->max_blk_count
= 65535; /* NBLK is 16 bits */
1250 mmc
->max_req_size
= mmc
->max_blk_size
* mmc
->max_blk_count
;
1252 dev_dbg(mmc_dev(host
->mmc
), "max_phys_segs=%d\n", mmc
->max_phys_segs
);
1253 dev_dbg(mmc_dev(host
->mmc
), "max_hw_segs=%d\n", mmc
->max_hw_segs
);
1254 dev_dbg(mmc_dev(host
->mmc
), "max_blk_size=%d\n", mmc
->max_blk_size
);
1255 dev_dbg(mmc_dev(host
->mmc
), "max_req_size=%d\n", mmc
->max_req_size
);
1256 dev_dbg(mmc_dev(host
->mmc
), "max_seg_size=%d\n", mmc
->max_seg_size
);
1258 platform_set_drvdata(pdev
, host
);
1260 ret
= mmc_davinci_cpufreq_register(host
);
1262 dev_err(&pdev
->dev
, "failed to register cpufreq\n");
1266 ret
= mmc_add_host(mmc
);
1270 ret
= request_irq(irq
, mmc_davinci_irq
, 0, mmc_hostname(mmc
), host
);
1274 rename_region(mem
, mmc_hostname(mmc
));
1276 dev_info(mmc_dev(host
->mmc
), "Using %s, %d-bit mode\n",
1277 host
->use_dma
? "DMA" : "PIO",
1278 (mmc
->caps
& MMC_CAP_4_BIT_DATA
) ? 4 : 1);
1283 mmc_davinci_cpufreq_deregister(host
);
1286 davinci_release_dma_channels(host
);
1289 clk_disable(host
->clk
);
1294 iounmap(host
->base
);
1301 release_resource(mem
);
1303 dev_dbg(&pdev
->dev
, "probe err %d\n", ret
);
1308 static int __exit
davinci_mmcsd_remove(struct platform_device
*pdev
)
1310 struct mmc_davinci_host
*host
= platform_get_drvdata(pdev
);
1312 platform_set_drvdata(pdev
, NULL
);
1314 mmc_davinci_cpufreq_deregister(host
);
1316 mmc_remove_host(host
->mmc
);
1317 free_irq(host
->irq
, host
);
1319 davinci_release_dma_channels(host
);
1321 clk_disable(host
->clk
);
1324 iounmap(host
->base
);
1326 release_resource(host
->mem_res
);
1328 mmc_free_host(host
->mmc
);
1335 static int davinci_mmcsd_suspend(struct device
*dev
)
1337 struct platform_device
*pdev
= to_platform_device(dev
);
1338 struct mmc_davinci_host
*host
= platform_get_drvdata(pdev
);
1341 mmc_host_enable(host
->mmc
);
1342 ret
= mmc_suspend_host(host
->mmc
);
1344 writel(0, host
->base
+ DAVINCI_MMCIM
);
1345 mmc_davinci_reset_ctrl(host
, 1);
1346 mmc_host_disable(host
->mmc
);
1347 clk_disable(host
->clk
);
1348 host
->suspended
= 1;
1350 host
->suspended
= 0;
1351 mmc_host_disable(host
->mmc
);
1357 static int davinci_mmcsd_resume(struct device
*dev
)
1359 struct platform_device
*pdev
= to_platform_device(dev
);
1360 struct mmc_davinci_host
*host
= platform_get_drvdata(pdev
);
1363 if (!host
->suspended
)
1366 clk_enable(host
->clk
);
1367 mmc_host_enable(host
->mmc
);
1369 mmc_davinci_reset_ctrl(host
, 0);
1370 ret
= mmc_resume_host(host
->mmc
);
1372 host
->suspended
= 0;
1377 static const struct dev_pm_ops davinci_mmcsd_pm
= {
1378 .suspend
= davinci_mmcsd_suspend
,
1379 .resume
= davinci_mmcsd_resume
,
1382 #define davinci_mmcsd_pm_ops (&davinci_mmcsd_pm)
1384 #define davinci_mmcsd_pm_ops NULL
1387 static struct platform_driver davinci_mmcsd_driver
= {
1389 .name
= "davinci_mmc",
1390 .owner
= THIS_MODULE
,
1391 .pm
= davinci_mmcsd_pm_ops
,
1393 .remove
= __exit_p(davinci_mmcsd_remove
),
1396 static int __init
davinci_mmcsd_init(void)
1398 return platform_driver_probe(&davinci_mmcsd_driver
,
1399 davinci_mmcsd_probe
);
1401 module_init(davinci_mmcsd_init
);
1403 static void __exit
davinci_mmcsd_exit(void)
1405 platform_driver_unregister(&davinci_mmcsd_driver
);
1407 module_exit(davinci_mmcsd_exit
);
1409 MODULE_AUTHOR("Texas Instruments India");
1410 MODULE_LICENSE("GPL");
1411 MODULE_DESCRIPTION("MMC/SD driver for Davinci MMC controller");