hw/mips_fulong2e.c

   1 /*
   2  * QEMU fulong 2e mini pc support
   3  *
   4  * Copyright (c) 2008 yajin (yajin@vm-kernel.org)
   5  * Copyright (c) 2009 chenming (chenming@rdc.faw.com.cn)
   6  * Copyright (c) 2010 Huacai Chen (zltjiangshi@gmail.com)
   7  * This code is licensed under the GNU GPL v2.
   8  */
   9
  10 /*
  11  * Fulong 2e mini pc is based on ICT/ST Loongson 2e CPU (MIPS III like, 800MHz)
  12  * http://www.linux-mips.org/wiki/Fulong
  13  *
  14  * Loongson 2e user manual:
  15  * http://www.loongsondeveloper.com/doc/Loongson2EUserGuide.pdf
  16  */
  17
  18 #include "hw.h"
  19 #include "pc.h"
  20 #include "fdc.h"
  21 #include "net.h"
  22 #include "boards.h"
  23 #include "smbus.h"
  24 #include "block.h"
  25 #include "flash.h"
  26 #include "mips.h"
  27 #include "mips_cpudevs.h"
  28 #include "pci.h"
  29 #include "usb-uhci.h"
  30 #include "qemu-char.h"
  31 #include "sysemu.h"
  32 #include "audio/audio.h"
  33 #include "qemu-log.h"
  34 #include "loader.h"
  35 #include "mips-bios.h"
  36 #include "ide.h"
  37 #include "elf.h"
  38 #include "vt82c686.h"
  39 #include "mc146818rtc.h"
  40
  41 #define DEBUG_FULONG2E_INIT
  42
  43 #define ENVP_ADDR       0x80002000l
  44 #define ENVP_NB_ENTRIES         16
  45 #define ENVP_ENTRY_SIZE         256
  46
  47 #define MAX_IDE_BUS 2
  48
  49 /*
  50  * PMON is not part of qemu and released with BSD license, anyone
  51  * who want to build a pmon binary please first git-clone the source
  52  * from the git repository at:
  53  * http://www.loongson.cn/support/git/pmon
  54  * Then follow the "Compile Guide" available at:
  55  * http://dev.lemote.com/code/pmon
  56  *
  57  * Notes:
  58  * 1, don't use the source at http://dev.lemote.com/http_git/pmon.git
  59  * 2, use "Bonito2edev" to replace "dir_corresponding_to_your_target_hardware"
  60  * in the "Compile Guide".
  61  */
  62 #define FULONG_BIOSNAME "pmon_fulong2e.bin"
  63
  64 /* PCI SLOT in fulong 2e */
  65 #define FULONG2E_VIA_SLOT        5
  66 #define FULONG2E_ATI_SLOT        6
  67 #define FULONG2E_RTL8139_SLOT    7
  68
  69 static PITState *pit;
  70
  71 static struct _loaderparams {
  72     int ram_size;
  73     const char *kernel_filename;
  74     const char *kernel_cmdline;
  75     const char *initrd_filename;
  76 } loaderparams;
  77
  78 static void prom_set(uint32_t* prom_buf, int index, const char *string, ...)
  79 {
  80     va_list ap;
  81     int32_t table_addr;
  82
  83     if (index >= ENVP_NB_ENTRIES)
  84         return;
  85
  86     if (string == NULL) {
  87         prom_buf[index] = 0;
  88         return;
  89     }
  90
  91     table_addr = sizeof(int32_t) * ENVP_NB_ENTRIES + index * ENVP_ENTRY_SIZE;
  92     prom_buf[index] = tswap32(ENVP_ADDR + table_addr);
  93
  94     va_start(ap, string);
  95     vsnprintf((char *)prom_buf + table_addr, ENVP_ENTRY_SIZE, string, ap);
  96     va_end(ap);
  97 }
  98
  99 static int64_t load_kernel (CPUState *env)
 100 {
 101     int64_t kernel_entry, kernel_low, kernel_high;
 102     int index = 0;
 103     long initrd_size;
 104     ram_addr_t initrd_offset;
 105     uint32_t *prom_buf;
 106     long prom_size;
 107
 108     if (load_elf(loaderparams.kernel_filename, cpu_mips_kseg0_to_phys, NULL,
 109                  (uint64_t *)&kernel_entry, (uint64_t *)&kernel_low,
 110                  (uint64_t *)&kernel_high, 0, ELF_MACHINE, 1) < 0) {
 111         fprintf(stderr, "qemu: could not load kernel '%s'\n",
 112                 loaderparams.kernel_filename);
 113         exit(1);
 114     }
 115
 116     /* load initrd */
 117     initrd_size = 0;
 118     initrd_offset = 0;
 119     if (loaderparams.initrd_filename) {
 120         initrd_size = get_image_size (loaderparams.initrd_filename);
 121         if (initrd_size > 0) {
 122             initrd_offset = (kernel_high + ~TARGET_PAGE_MASK) & TARGET_PAGE_MASK;
 123             if (initrd_offset + initrd_size > ram_size) {
 124                 fprintf(stderr,
 125                         "qemu: memory too small for initial ram disk '%s'\n",
 126                         loaderparams.initrd_filename);
 127                 exit(1);
 128             }
 129             initrd_size = load_image_targphys(loaderparams.initrd_filename,
 130                                      initrd_offset, ram_size - initrd_offset);
 131         }
 132         if (initrd_size == (target_ulong) -1) {
 133             fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
 134                     loaderparams.initrd_filename);
 135             exit(1);
 136         }
 137     }
 138
 139     /* Setup prom parameters. */
 140     prom_size = ENVP_NB_ENTRIES * (sizeof(int32_t) + ENVP_ENTRY_SIZE);
 141     prom_buf = qemu_malloc(prom_size);
 142
 143     prom_set(prom_buf, index++, loaderparams.kernel_filename);
 144     if (initrd_size > 0) {
 145         prom_set(prom_buf, index++, "rd_start=0x" PRIx64 " rd_size=%li %s",
 146                  cpu_mips_phys_to_kseg0(NULL, initrd_offset), initrd_size,
 147                  loaderparams.kernel_cmdline);
 148     } else {
 149         prom_set(prom_buf, index++, loaderparams.kernel_cmdline);
 150     }
 151
 152     /* Setup minimum environment variables */
 153     prom_set(prom_buf, index++, "busclock=33000000");
 154     prom_set(prom_buf, index++, "cpuclock=100000000");
 155     prom_set(prom_buf, index++, "memsize=%i", loaderparams.ram_size/1024/1024);
 156     prom_set(prom_buf, index++, "modetty0=38400n8r");
 157     prom_set(prom_buf, index++, NULL);
 158
 159     rom_add_blob_fixed("prom", prom_buf, prom_size,
 160                        cpu_mips_kseg0_to_phys(NULL, ENVP_ADDR));
 161
 162     return kernel_entry;
 163 }
 164
 165 static void write_bootloader (CPUState *env, uint8_t *base, int64_t kernel_addr)
 166 {
 167     uint32_t *p;
 168
 169     /* Small bootloader */
 170     p = (uint32_t *) base;
 171
 172     stl_raw(p++, 0x0bf00010);                                      /* j 0x1fc00040 */
 173     stl_raw(p++, 0x00000000);                                      /* nop */
 174
 175     /* Second part of the bootloader */
 176     p = (uint32_t *) (base + 0x040);
 177
 178     stl_raw(p++, 0x3c040000);                                      /* lui a0, 0 */
 179     stl_raw(p++, 0x34840002);                                      /* ori a0, a0, 2 */
 180     stl_raw(p++, 0x3c050000 | ((ENVP_ADDR >> 16) & 0xffff));       /* lui a1, high(ENVP_ADDR) */
 181     stl_raw(p++, 0x34a50000 | (ENVP_ADDR & 0xffff));               /* ori a1, a0, low(ENVP_ADDR) */
 182     stl_raw(p++, 0x3c060000 | (((ENVP_ADDR + 8) >> 16) & 0xffff)); /* lui a2, high(ENVP_ADDR + 8) */
 183     stl_raw(p++, 0x34c60000 | ((ENVP_ADDR + 8) & 0xffff));         /* ori a2, a2, low(ENVP_ADDR + 8) */
 184     stl_raw(p++, 0x3c070000 | (loaderparams.ram_size >> 16));      /* lui a3, high(env->ram_size) */
 185     stl_raw(p++, 0x34e70000 | (loaderparams.ram_size & 0xffff));   /* ori a3, a3, low(env->ram_size) */
 186     stl_raw(p++, 0x3c1f0000 | ((kernel_addr >> 16) & 0xffff));     /* lui ra, high(kernel_addr) */;
 187     stl_raw(p++, 0x37ff0000 | (kernel_addr & 0xffff));             /* ori ra, ra, low(kernel_addr) */
 188     stl_raw(p++, 0x03e00008);                                      /* jr ra */
 189     stl_raw(p++, 0x00000000);                                      /* nop */
 190 }
 191
 192
 193 static void main_cpu_reset(void *opaque)
 194 {
 195     CPUState *env = opaque;
 196
 197     cpu_reset(env);
 198     /* TODO: 2E reset stuff */
 199     if (loaderparams.kernel_filename) {
 200         env->CP0_Status &= ~((1 << CP0St_BEV) | (1 << CP0St_ERL));
 201     }
 202 }
 203
 204 uint8_t eeprom_spd[0x80] = {
 205     0x80,0x08,0x07,0x0d,0x09,0x02,0x40,0x00,0x04,0x70,
 206     0x70,0x00,0x82,0x10,0x00,0x01,0x0e,0x04,0x0c,0x01,
 207     0x02,0x20,0x80,0x75,0x70,0x00,0x00,0x50,0x3c,0x50,
 208     0x2d,0x20,0xb0,0xb0,0x50,0x50,0x00,0x00,0x00,0x00,
 209     0x00,0x41,0x48,0x3c,0x32,0x75,0x00,0x00,0x00,0x00,
 210     0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
 211     0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
 212     0x00,0x00,0x00,0x9c,0x7b,0x07,0x00,0x00,0x00,0x00,
 213     0x00,0x00,0x00,0x00,0x48,0x42,0x35,0x34,0x41,0x32,
 214     0x35,0x36,0x38,0x4b,0x4e,0x2d,0x41,0x37,0x35,0x42,
 215     0x20,0x30,0x20
 216 };
 217
 218 /* Audio support */
 219 #ifdef HAS_AUDIO
 220 static void audio_init (PCIBus *pci_bus)
 221 {
 222     vt82c686b_ac97_init(pci_bus, (FULONG2E_VIA_SLOT << 3) + 5);
 223     vt82c686b_mc97_init(pci_bus, (FULONG2E_VIA_SLOT << 3) + 6);
 224 }
 225 #endif
 226
 227 /* Network support */
 228 static void network_init (void)
 229 {
 230     int i;
 231
 232     for(i = 0; i < nb_nics; i++) {
 233         NICInfo *nd = &nd_table[i];
 234         const char *default_devaddr = NULL;
 235
 236         if (i == 0 && (!nd->model || strcmp(nd->model, "rtl8139") == 0)) {
 237             /* The fulong board has a RTL8139 card using PCI SLOT 7 */
 238             default_devaddr = "07";
 239         }
 240
 241         pci_nic_init_nofail(nd, "rtl8139", default_devaddr);
 242     }
 243 }
 244
 245 static void cpu_request_exit(void *opaque, int irq, int level)
 246 {
 247     CPUState *env = cpu_single_env;
 248
 249     if (env && level) {
 250         cpu_exit(env);
 251     }
 252 }
 253
 254 static void mips_fulong2e_init(ram_addr_t ram_size, const char *boot_device,
 255                         const char *kernel_filename, const char *kernel_cmdline,
 256                         const char *initrd_filename, const char *cpu_model)
 257 {
 258     char *filename;
 259     unsigned long ram_offset, bios_offset;
 260     unsigned long bios_size;
 261     int64_t kernel_entry;
 262     qemu_irq *i8259;
 263     qemu_irq *cpu_exit_irq;
 264     int via_devfn;
 265     PCIBus *pci_bus;
 266     ISADevice *isa_dev;
 267     uint8_t *eeprom_buf;
 268     i2c_bus *smbus;
 269     int i;
 270     DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS];
 271     DeviceState *eeprom;
 272     ISADevice *rtc_state;
 273     CPUState *env;
 274
 275     /* init CPUs */
 276     if (cpu_model == NULL) {
 277         cpu_model = "Loongson-2E";
 278     }
 279     env = cpu_init(cpu_model);
 280     if (!env) {
 281         fprintf(stderr, "Unable to find CPU definition\n");
 282         exit(1);
 283     }
 284
 285     register_savevm("cpu", 0, 3, cpu_save, cpu_load, env);
 286     qemu_register_reset(main_cpu_reset, env);
 287
 288     /* fulong 2e has 256M ram. */
 289     ram_size = 256 * 1024 * 1024;
 290
 291     /* fulong 2e has a 1M flash.Winbond W39L040AP70Z */
 292     bios_size = 1024 * 1024;
 293
 294     /* allocate RAM */
 295     ram_offset = qemu_ram_alloc(ram_size);
 296     bios_offset = qemu_ram_alloc(bios_size);
 297
 298     cpu_register_physical_memory(0, ram_size, IO_MEM_RAM);
 299     cpu_register_physical_memory(0x1fc00000LL,
 300                                            bios_size, bios_offset | IO_MEM_ROM);
 301
 302     /* We do not support flash operation, just loading pmon.bin as raw BIOS.
 303      * Please use -L to set the BIOS path and -bios to set bios name. */
 304
 305     if (kernel_filename) {
 306         loaderparams.ram_size = ram_size;
 307         loaderparams.kernel_filename = kernel_filename;
 308         loaderparams.kernel_cmdline = kernel_cmdline;
 309         loaderparams.initrd_filename = initrd_filename;
 310         kernel_entry = load_kernel (env);
 311         write_bootloader(env, qemu_get_ram_ptr(bios_offset), kernel_entry);
 312     } else {
 313         if (bios_name == NULL) {
 314                 bios_name = FULONG_BIOSNAME;
 315         }
 316         filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
 317         if (filename) {
 318             bios_size = load_image_targphys(filename, 0x1fc00000LL,
 319                                             BIOS_SIZE);
 320             qemu_free(filename);
 321         } else {
 322             bios_size = -1;
 323         }
 324
 325         if ((bios_size < 0 || bios_size > BIOS_SIZE) && !kernel_filename) {
 326             fprintf(stderr, "qemu: Could not load MIPS bios '%s'\n", bios_name);
 327             exit(1);
 328         }
 329     }
 330
 331     /* Init internal devices */
 332     cpu_mips_irq_init_cpu(env);
 333     cpu_mips_clock_init(env);
 334
 335     /* Interrupt controller */
 336     /* The 8259 -> IP5  */
 337     i8259 = i8259_init(env->irq[5]);
 338
 339     /* North bridge, Bonito --> IP2 */
 340     pci_bus = bonito_init((qemu_irq *)&(env->irq[2]));
 341
 342     /* South bridge */
 343     if (drive_get_max_bus(IF_IDE) >= MAX_IDE_BUS) {
 344         fprintf(stderr, "qemu: too many IDE bus\n");
 345         exit(1);
 346     }
 347
 348     for(i = 0; i < MAX_IDE_BUS * MAX_IDE_DEVS; i++) {
 349         hd[i] = drive_get(IF_IDE, i / MAX_IDE_DEVS, i % MAX_IDE_DEVS);
 350     }
 351
 352     via_devfn = vt82c686b_init(pci_bus, FULONG2E_VIA_SLOT << 3);
 353     if (via_devfn < 0) {
 354         fprintf(stderr, "vt82c686b_init error \n");
 355         exit(1);
 356     }
 357
 358     isa_bus_irqs(i8259);
 359     vt82c686b_ide_init(pci_bus, hd, (FULONG2E_VIA_SLOT << 3) + 1);
 360     usb_uhci_vt82c686b_init(pci_bus, (FULONG2E_VIA_SLOT << 3) + 2);
 361     usb_uhci_vt82c686b_init(pci_bus, (FULONG2E_VIA_SLOT << 3) + 3);
 362
 363     smbus = vt82c686b_pm_init(pci_bus, (FULONG2E_VIA_SLOT << 3) + 4,
 364                               0xeee1, NULL);
 365     eeprom_buf = qemu_mallocz(8 * 256); /* XXX: make this persistent */
 366     memcpy(eeprom_buf, eeprom_spd, sizeof(eeprom_spd));
 367     /* TODO: Populate SPD eeprom data.  */
 368     eeprom = qdev_create((BusState *)smbus, "smbus-eeprom");
 369     qdev_prop_set_uint8(eeprom, "address", 0x50);
 370     qdev_prop_set_ptr(eeprom, "data", eeprom_buf);
 371     qdev_init_nofail(eeprom);
 372
 373     /* init other devices */
 374     pit = pit_init(0x40, isa_reserve_irq(0));
 375     cpu_exit_irq = qemu_allocate_irqs(cpu_request_exit, NULL, 1);
 376     DMA_init(0, cpu_exit_irq);
 377
 378     /* Super I/O */
 379     isa_dev = isa_create_simple("i8042");
 380
 381     rtc_state = rtc_init(2000, NULL);
 382
 383     for(i = 0; i < MAX_SERIAL_PORTS; i++) {
 384         if (serial_hds[i]) {
 385             serial_isa_init(i, serial_hds[i]);
 386         }
 387     }
 388
 389     if (parallel_hds[0]) {
 390         parallel_init(0, parallel_hds[0]);
 391     }
 392
 393     /* Sound card */
 394 #ifdef HAS_AUDIO
 395     audio_init(pci_bus);
 396 #endif
 397     /* Network card */
 398     network_init();
 399 }
 400
 401 QEMUMachine mips_fulong2e_machine = {
 402     .name = "fulong2e",
 403     .desc = "Fulong 2e mini pc",
 404     .init = mips_fulong2e_init,
 405 };
 406
 407 static void mips_fulong2e_machine_init(void)
 408 {
 409     qemu_register_machine(&mips_fulong2e_machine);
 410 }
 411
 412 machine_init(mips_fulong2e_machine_init);