Add it_shift
[qemu/mini2440/sniper_sniper_test.git] / hw / ppc_chrp.c
blob1379847219cbafb37e2d1ea16ddc163a2f470d5a
1 /*
2 * QEMU PowerPC CHRP (currently NewWorld PowerMac) hardware System Emulator
4 * Copyright (c) 2004-2007 Fabrice Bellard
5 * Copyright (c) 2007 Jocelyn Mayer
7 * Permission is hereby granted, free of charge, to any person obtaining a copy
8 * of this software and associated documentation files (the "Software"), to deal
9 * in the Software without restriction, including without limitation the rights
10 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
11 * copies of the Software, and to permit persons to whom the Software is
12 * furnished to do so, subject to the following conditions:
14 * The above copyright notice and this permission notice shall be included in
15 * all copies or substantial portions of the Software.
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
23 * THE SOFTWARE.
25 #include "hw.h"
26 #include "ppc.h"
27 #include "ppc_mac.h"
28 #include "mac_dbdma.h"
29 #include "nvram.h"
30 #include "pc.h"
31 #include "pci.h"
32 #include "net.h"
33 #include "sysemu.h"
34 #include "boards.h"
35 #include "escc.h"
37 #define MAX_IDE_BUS 2
38 #define VGA_BIOS_SIZE 65536
40 /* debug UniNorth */
41 //#define DEBUG_UNIN
43 #ifdef DEBUG_UNIN
44 #define UNIN_DPRINTF(fmt, args...) \
45 do { printf("UNIN: " fmt , ##args); } while (0)
46 #else
47 #define UNIN_DPRINTF(fmt, args...)
48 #endif
50 /* UniN device */
51 static void unin_writel (void *opaque, target_phys_addr_t addr, uint32_t value)
53 UNIN_DPRINTF("writel addr " TARGET_FMT_plx " val %x\n", addr, value);
56 static uint32_t unin_readl (void *opaque, target_phys_addr_t addr)
58 uint32_t value;
60 value = 0;
61 UNIN_DPRINTF("readl addr " TARGET_FMT_plx " val %x\n", addr, value);
63 return value;
66 static CPUWriteMemoryFunc *unin_write[] = {
67 &unin_writel,
68 &unin_writel,
69 &unin_writel,
72 static CPUReadMemoryFunc *unin_read[] = {
73 &unin_readl,
74 &unin_readl,
75 &unin_readl,
78 /* PowerPC Mac99 hardware initialisation */
79 static void ppc_core99_init (ram_addr_t ram_size, int vga_ram_size,
80 const char *boot_device,
81 const char *kernel_filename,
82 const char *kernel_cmdline,
83 const char *initrd_filename,
84 const char *cpu_model)
86 CPUState *env = NULL, *envs[MAX_CPUS];
87 char buf[1024];
88 qemu_irq *pic, **openpic_irqs;
89 int unin_memory;
90 int linux_boot, i;
91 ram_addr_t ram_offset, vga_ram_offset, bios_offset, vga_bios_offset;
92 uint32_t kernel_base, kernel_size, initrd_base, initrd_size;
93 PCIBus *pci_bus;
94 nvram_t nvram;
95 #if 0
96 MacIONVRAMState *nvr;
97 int nvram_mem_index;
98 #endif
99 m48t59_t *m48t59;
100 int vga_bios_size, bios_size;
101 qemu_irq *dummy_irq;
102 int pic_mem_index, dbdma_mem_index, cuda_mem_index, escc_mem_index;
103 int ide_mem_index[2];
104 int ppc_boot_device;
105 int index;
106 BlockDriverState *hd[MAX_IDE_BUS * MAX_IDE_DEVS];
107 void *dbdma;
109 linux_boot = (kernel_filename != NULL);
111 /* init CPUs */
112 if (cpu_model == NULL)
113 cpu_model = "default";
114 for (i = 0; i < smp_cpus; i++) {
115 env = cpu_init(cpu_model);
116 if (!env) {
117 fprintf(stderr, "Unable to find PowerPC CPU definition\n");
118 exit(1);
120 /* Set time-base frequency to 100 Mhz */
121 cpu_ppc_tb_init(env, 100UL * 1000UL * 1000UL);
122 #if 0
123 env->osi_call = vga_osi_call;
124 #endif
125 qemu_register_reset(&cpu_ppc_reset, env);
126 envs[i] = env;
128 if (env->nip < 0xFFF80000) {
129 /* Special test for PowerPC 601:
130 * the boot vector is at 0xFFF00100, then we need a 1MB BIOS.
131 * But the NVRAM is located at 0xFFF04000...
133 cpu_abort(env, "Mac99 hardware can not handle 1 MB BIOS\n");
136 /* allocate RAM */
137 ram_offset = qemu_ram_alloc(ram_size);
138 cpu_register_physical_memory(0, ram_size, ram_offset);
140 /* allocate VGA RAM */
141 vga_ram_offset = qemu_ram_alloc(vga_ram_size);
143 /* allocate and load BIOS */
144 bios_offset = qemu_ram_alloc(BIOS_SIZE);
145 if (bios_name == NULL)
146 bios_name = BIOS_FILENAME;
147 snprintf(buf, sizeof(buf), "%s/%s", bios_dir, bios_name);
148 bios_size = load_image(buf, phys_ram_base + bios_offset);
149 if (bios_size < 0 || bios_size > BIOS_SIZE) {
150 cpu_abort(env, "qemu: could not load PowerPC bios '%s'\n", buf);
151 exit(1);
153 bios_size = (bios_size + 0xfff) & ~0xfff;
154 if (bios_size > 0x00080000) {
155 /* As the NVRAM is located at 0xFFF04000, we cannot use 1 MB BIOSes */
156 cpu_abort(env, "Mac99 hardware can not handle 1 MB BIOS\n");
158 cpu_register_physical_memory((uint32_t)(-bios_size),
159 bios_size, bios_offset | IO_MEM_ROM);
161 /* allocate and load VGA BIOS */
162 vga_bios_offset = qemu_ram_alloc(VGA_BIOS_SIZE);
163 snprintf(buf, sizeof(buf), "%s/%s", bios_dir, VGABIOS_FILENAME);
164 vga_bios_size = load_image(buf, phys_ram_base + vga_bios_offset + 8);
165 if (vga_bios_size < 0) {
166 /* if no bios is present, we can still work */
167 fprintf(stderr, "qemu: warning: could not load VGA bios '%s'\n", buf);
168 vga_bios_size = 0;
169 } else {
170 /* set a specific header (XXX: find real Apple format for NDRV
171 drivers) */
172 phys_ram_base[vga_bios_offset] = 'N';
173 phys_ram_base[vga_bios_offset + 1] = 'D';
174 phys_ram_base[vga_bios_offset + 2] = 'R';
175 phys_ram_base[vga_bios_offset + 3] = 'V';
176 cpu_to_be32w((uint32_t *)(phys_ram_base + vga_bios_offset + 4),
177 vga_bios_size);
178 vga_bios_size += 8;
181 if (linux_boot) {
182 kernel_base = KERNEL_LOAD_ADDR;
183 /* now we can load the kernel */
184 kernel_size = load_image(kernel_filename, phys_ram_base + kernel_base);
185 if (kernel_size < 0) {
186 cpu_abort(env, "qemu: could not load kernel '%s'\n",
187 kernel_filename);
188 exit(1);
190 /* load initrd */
191 if (initrd_filename) {
192 initrd_base = INITRD_LOAD_ADDR;
193 initrd_size = load_image(initrd_filename,
194 phys_ram_base + initrd_base);
195 if (initrd_size < 0) {
196 cpu_abort(env, "qemu: could not load initial ram disk '%s'\n",
197 initrd_filename);
198 exit(1);
200 } else {
201 initrd_base = 0;
202 initrd_size = 0;
204 ppc_boot_device = 'm';
205 } else {
206 kernel_base = 0;
207 kernel_size = 0;
208 initrd_base = 0;
209 initrd_size = 0;
210 ppc_boot_device = '\0';
211 /* We consider that NewWorld PowerMac never have any floppy drive
212 * For now, OHW cannot boot from the network.
214 for (i = 0; boot_device[i] != '\0'; i++) {
215 if (boot_device[i] >= 'c' && boot_device[i] <= 'f') {
216 ppc_boot_device = boot_device[i];
217 break;
220 if (ppc_boot_device == '\0') {
221 fprintf(stderr, "No valid boot device for Mac99 machine\n");
222 exit(1);
226 isa_mem_base = 0x80000000;
228 /* Register 8 MB of ISA IO space */
229 isa_mmio_init(0xf2000000, 0x00800000);
231 /* UniN init */
232 unin_memory = cpu_register_io_memory(0, unin_read, unin_write, NULL);
233 cpu_register_physical_memory(0xf8000000, 0x00001000, unin_memory);
235 openpic_irqs = qemu_mallocz(smp_cpus * sizeof(qemu_irq *));
236 openpic_irqs[0] =
237 qemu_mallocz(smp_cpus * sizeof(qemu_irq) * OPENPIC_OUTPUT_NB);
238 for (i = 0; i < smp_cpus; i++) {
239 /* Mac99 IRQ connection between OpenPIC outputs pins
240 * and PowerPC input pins
242 switch (PPC_INPUT(env)) {
243 case PPC_FLAGS_INPUT_6xx:
244 openpic_irqs[i] = openpic_irqs[0] + (i * OPENPIC_OUTPUT_NB);
245 openpic_irqs[i][OPENPIC_OUTPUT_INT] =
246 ((qemu_irq *)env->irq_inputs)[PPC6xx_INPUT_INT];
247 openpic_irqs[i][OPENPIC_OUTPUT_CINT] =
248 ((qemu_irq *)env->irq_inputs)[PPC6xx_INPUT_INT];
249 openpic_irqs[i][OPENPIC_OUTPUT_MCK] =
250 ((qemu_irq *)env->irq_inputs)[PPC6xx_INPUT_MCP];
251 /* Not connected ? */
252 openpic_irqs[i][OPENPIC_OUTPUT_DEBUG] = NULL;
253 /* Check this */
254 openpic_irqs[i][OPENPIC_OUTPUT_RESET] =
255 ((qemu_irq *)env->irq_inputs)[PPC6xx_INPUT_HRESET];
256 break;
257 #if defined(TARGET_PPC64)
258 case PPC_FLAGS_INPUT_970:
259 openpic_irqs[i] = openpic_irqs[0] + (i * OPENPIC_OUTPUT_NB);
260 openpic_irqs[i][OPENPIC_OUTPUT_INT] =
261 ((qemu_irq *)env->irq_inputs)[PPC970_INPUT_INT];
262 openpic_irqs[i][OPENPIC_OUTPUT_CINT] =
263 ((qemu_irq *)env->irq_inputs)[PPC970_INPUT_INT];
264 openpic_irqs[i][OPENPIC_OUTPUT_MCK] =
265 ((qemu_irq *)env->irq_inputs)[PPC970_INPUT_MCP];
266 /* Not connected ? */
267 openpic_irqs[i][OPENPIC_OUTPUT_DEBUG] = NULL;
268 /* Check this */
269 openpic_irqs[i][OPENPIC_OUTPUT_RESET] =
270 ((qemu_irq *)env->irq_inputs)[PPC970_INPUT_HRESET];
271 break;
272 #endif /* defined(TARGET_PPC64) */
273 default:
274 cpu_abort(env, "Bus model not supported on mac99 machine\n");
275 exit(1);
278 pic = openpic_init(NULL, &pic_mem_index, smp_cpus, openpic_irqs, NULL);
279 pci_bus = pci_pmac_init(pic);
280 /* init basic PC hardware */
281 pci_vga_init(pci_bus, phys_ram_base + vga_ram_offset,
282 vga_ram_offset, vga_ram_size,
283 vga_bios_offset, vga_bios_size);
285 /* XXX: suppress that */
286 dummy_irq = i8259_init(NULL);
288 escc_mem_index = escc_init(0x80013000, dummy_irq[4], dummy_irq[5],
289 serial_hds[0], serial_hds[1], ESCC_CLOCK, 4);
291 for(i = 0; i < nb_nics; i++)
292 pci_nic_init(pci_bus, &nd_table[i], -1, "ne2k_pci");
294 if (drive_get_max_bus(IF_IDE) >= MAX_IDE_BUS) {
295 fprintf(stderr, "qemu: too many IDE bus\n");
296 exit(1);
298 for(i = 0; i < MAX_IDE_BUS * MAX_IDE_DEVS; i++) {
299 index = drive_get_index(IF_IDE, i / MAX_IDE_DEVS, i % MAX_IDE_DEVS);
300 if (index != -1)
301 hd[i] = drives_table[index].bdrv;
302 else
303 hd[i] = NULL;
305 dbdma = DBDMA_init(&dbdma_mem_index);
306 #if 1
307 ide_mem_index[0] = pmac_ide_init(&hd[0], pic[0x13], dbdma, 0x14, pic[0x01]);
308 ide_mem_index[1] = pmac_ide_init(&hd[2], pic[0x14], dbdma, 0x16, pic[0x02]);
309 #else
310 pci_cmd646_ide_init(pci_bus, &hd[0], 0);
311 #endif
312 /* cuda also initialize ADB */
313 cuda_init(&cuda_mem_index, pic[0x19]);
315 adb_kbd_init(&adb_bus);
316 adb_mouse_init(&adb_bus);
319 macio_init(pci_bus, PCI_DEVICE_ID_APPLE_UNI_N_KEYL, 0, pic_mem_index,
320 dbdma_mem_index, cuda_mem_index, NULL, 2, ide_mem_index,
321 escc_mem_index);
323 if (usb_enabled) {
324 usb_ohci_init_pci(pci_bus, 3, -1);
327 if (graphic_depth != 15 && graphic_depth != 32 && graphic_depth != 8)
328 graphic_depth = 15;
329 #if 0 /* XXX: this is ugly but needed for now, or OHW won't boot */
330 /* The NewWorld NVRAM is not located in the MacIO device */
331 nvr = macio_nvram_init(&nvram_mem_index, 0x2000, 1);
332 pmac_format_nvram_partition(nvr, 0x2000);
333 macio_nvram_map(nvr, 0xFFF04000);
334 nvram.opaque = nvr;
335 nvram.read_fn = &macio_nvram_read;
336 nvram.write_fn = &macio_nvram_write;
337 #else
338 m48t59 = m48t59_init(dummy_irq[8], 0xFFF04000, 0x0074, NVRAM_SIZE, 59);
339 nvram.opaque = m48t59;
340 nvram.read_fn = &m48t59_read;
341 nvram.write_fn = &m48t59_write;
342 #endif
343 PPC_NVRAM_set_params(&nvram, NVRAM_SIZE, "MAC99", ram_size,
344 ppc_boot_device, kernel_base, kernel_size,
345 kernel_cmdline,
346 initrd_base, initrd_size,
347 /* XXX: need an option to load a NVRAM image */
349 graphic_width, graphic_height, graphic_depth);
350 /* No PCI init: the BIOS will do it */
352 /* Special port to get debug messages from Open-Firmware */
353 register_ioport_write(0x0F00, 4, 1, &PPC_debug_write, NULL);
356 QEMUMachine core99_machine = {
357 .name = "mac99",
358 .desc = "Mac99 based PowerMAC",
359 .init = ppc_core99_init,
360 .ram_require = BIOS_SIZE + VGA_BIOS_SIZE + VGA_RAM_SIZE,
361 .max_cpus = MAX_CPUS,