?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Add Error **errp for xen_pt_setup_vga()
[qemu/ar7.git] / target-mips / translate.c
blob56266471c13829252b18817d9deb3f726a4a48e9
1 /*
2 * MIPS32 emulation for qemu: main translation routines.
3 *
4 * Copyright (c) 2004-2005 Jocelyn Mayer
5 * Copyright (c) 2006 Marius Groeger (FPU operations)
6 * Copyright (c) 2006 Thiemo Seufer (MIPS32R2 support)
7 * Copyright (c) 2009 CodeSourcery (MIPS16 and microMIPS support)
8 * Copyright (c) 2012 Jia Liu & Dongxue Zhang (MIPS ASE DSP support)
9 *
10 * This library is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU Lesser General Public
12 * License as published by the Free Software Foundation; either
13 * version 2 of the License, or (at your option) any later version.
14 *
15 * This library is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
18 * Lesser General Public License for more details.
19 *
20 * You should have received a copy of the GNU Lesser General Public
21 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
22 */
23
24 #include "cpu.h"
25 #include "disas/disas.h"
26 #include "tcg-op.h"
27 #include "exec/cpu_ldst.h"
28
29 #include "exec/helper-proto.h"
30 #include "exec/helper-gen.h"
31 #include "sysemu/kvm.h"
32 #include "exec/semihost.h"
33
34 #include "trace-tcg.h"
35
36 #define MIPS_DEBUG_DISAS 0
37
38 /* MIPS major opcodes */
39 #define MASK_OP_MAJOR(op) (op & (0x3F << 26))
40
41 enum {
42 /* indirect opcode tables */
43 OPC_SPECIAL = (0x00 << 26),
44 OPC_REGIMM = (0x01 << 26),
45 OPC_CP0 = (0x10 << 26),
46 OPC_CP1 = (0x11 << 26),
47 OPC_CP2 = (0x12 << 26),
48 OPC_CP3 = (0x13 << 26),
49 OPC_SPECIAL2 = (0x1C << 26),
50 OPC_SPECIAL3 = (0x1F << 26),
51 /* arithmetic with immediate */
52 OPC_ADDI = (0x08 << 26),
53 OPC_ADDIU = (0x09 << 26),
54 OPC_SLTI = (0x0A << 26),
55 OPC_SLTIU = (0x0B << 26),
56 /* logic with immediate */
57 OPC_ANDI = (0x0C << 26),
58 OPC_ORI = (0x0D << 26),
59 OPC_XORI = (0x0E << 26),
60 OPC_LUI = (0x0F << 26),
61 /* arithmetic with immediate */
62 OPC_DADDI = (0x18 << 26),
63 OPC_DADDIU = (0x19 << 26),
64 /* Jump and branches */
65 OPC_J = (0x02 << 26),
66 OPC_JAL = (0x03 << 26),
67 OPC_BEQ = (0x04 << 26), /* Unconditional if rs = rt = 0 (B) */
68 OPC_BEQL = (0x14 << 26),
69 OPC_BNE = (0x05 << 26),
70 OPC_BNEL = (0x15 << 26),
71 OPC_BLEZ = (0x06 << 26),
72 OPC_BLEZL = (0x16 << 26),
73 OPC_BGTZ = (0x07 << 26),
74 OPC_BGTZL = (0x17 << 26),
75 OPC_JALX = (0x1D << 26),
76 OPC_DAUI = (0x1D << 26),
77 /* Load and stores */
78 OPC_LDL = (0x1A << 26),
79 OPC_LDR = (0x1B << 26),
80 OPC_LB = (0x20 << 26),
81 OPC_LH = (0x21 << 26),
82 OPC_LWL = (0x22 << 26),
83 OPC_LW = (0x23 << 26),
84 OPC_LWPC = OPC_LW | 0x5,
85 OPC_LBU = (0x24 << 26),
86 OPC_LHU = (0x25 << 26),
87 OPC_LWR = (0x26 << 26),
88 OPC_LWU = (0x27 << 26),
89 OPC_SB = (0x28 << 26),
90 OPC_SH = (0x29 << 26),
91 OPC_SWL = (0x2A << 26),
92 OPC_SW = (0x2B << 26),
93 OPC_SDL = (0x2C << 26),
94 OPC_SDR = (0x2D << 26),
95 OPC_SWR = (0x2E << 26),
96 OPC_LL = (0x30 << 26),
97 OPC_LLD = (0x34 << 26),
98 OPC_LD = (0x37 << 26),
99 OPC_LDPC = OPC_LD | 0x5,
100 OPC_SC = (0x38 << 26),
101 OPC_SCD = (0x3C << 26),
102 OPC_SD = (0x3F << 26),
103 /* Floating point load/store */
104 OPC_LWC1 = (0x31 << 26),
105 OPC_LWC2 = (0x32 << 26),
106 OPC_LDC1 = (0x35 << 26),
107 OPC_LDC2 = (0x36 << 26),
108 OPC_SWC1 = (0x39 << 26),
109 OPC_SWC2 = (0x3A << 26),
110 OPC_SDC1 = (0x3D << 26),
111 OPC_SDC2 = (0x3E << 26),
112 /* Compact Branches */
113 OPC_BLEZALC = (0x06 << 26),
114 OPC_BGEZALC = (0x06 << 26),
115 OPC_BGEUC = (0x06 << 26),
116 OPC_BGTZALC = (0x07 << 26),
117 OPC_BLTZALC = (0x07 << 26),
118 OPC_BLTUC = (0x07 << 26),
119 OPC_BOVC = (0x08 << 26),
120 OPC_BEQZALC = (0x08 << 26),
121 OPC_BEQC = (0x08 << 26),
122 OPC_BLEZC = (0x16 << 26),
123 OPC_BGEZC = (0x16 << 26),
124 OPC_BGEC = (0x16 << 26),
125 OPC_BGTZC = (0x17 << 26),
126 OPC_BLTZC = (0x17 << 26),
127 OPC_BLTC = (0x17 << 26),
128 OPC_BNVC = (0x18 << 26),
129 OPC_BNEZALC = (0x18 << 26),
130 OPC_BNEC = (0x18 << 26),
131 OPC_BC = (0x32 << 26),
132 OPC_BEQZC = (0x36 << 26),
133 OPC_JIC = (0x36 << 26),
134 OPC_BALC = (0x3A << 26),
135 OPC_BNEZC = (0x3E << 26),
136 OPC_JIALC = (0x3E << 26),
137 /* MDMX ASE specific */
138 OPC_MDMX = (0x1E << 26),
139 /* MSA ASE, same as MDMX */
140 OPC_MSA = OPC_MDMX,
141 /* Cache and prefetch */
142 OPC_CACHE = (0x2F << 26),
143 OPC_PREF = (0x33 << 26),
144 /* PC-relative address computation / loads */
145 OPC_PCREL = (0x3B << 26),
146 };
147
148 /* PC-relative address computation / loads */
149 #define MASK_OPC_PCREL_TOP2BITS(op) (MASK_OP_MAJOR(op) | (op & (3 << 19)))
150 #define MASK_OPC_PCREL_TOP5BITS(op) (MASK_OP_MAJOR(op) | (op & (0x1f << 16)))
151 enum {
152 /* Instructions determined by bits 19 and 20 */
153 OPC_ADDIUPC = OPC_PCREL | (0 << 19),
154 R6_OPC_LWPC = OPC_PCREL | (1 << 19),
155 OPC_LWUPC = OPC_PCREL | (2 << 19),
156
157 /* Instructions determined by bits 16 ... 20 */
158 OPC_AUIPC = OPC_PCREL | (0x1e << 16),
159 OPC_ALUIPC = OPC_PCREL | (0x1f << 16),
160
161 /* Other */
162 R6_OPC_LDPC = OPC_PCREL | (6 << 18),
163 };
164
165 /* MIPS special opcodes */
166 #define MASK_SPECIAL(op) MASK_OP_MAJOR(op) | (op & 0x3F)
167
168 enum {
169 /* Shifts */
170 OPC_SLL = 0x00 | OPC_SPECIAL,
171 /* NOP is SLL r0, r0, 0 */
172 /* SSNOP is SLL r0, r0, 1 */
173 /* EHB is SLL r0, r0, 3 */
174 OPC_SRL = 0x02 | OPC_SPECIAL, /* also ROTR */
175 OPC_ROTR = OPC_SRL | (1 << 21),
176 OPC_SRA = 0x03 | OPC_SPECIAL,
177 OPC_SLLV = 0x04 | OPC_SPECIAL,
178 OPC_SRLV = 0x06 | OPC_SPECIAL, /* also ROTRV */
179 OPC_ROTRV = OPC_SRLV | (1 << 6),
180 OPC_SRAV = 0x07 | OPC_SPECIAL,
181 OPC_DSLLV = 0x14 | OPC_SPECIAL,
182 OPC_DSRLV = 0x16 | OPC_SPECIAL, /* also DROTRV */
183 OPC_DROTRV = OPC_DSRLV | (1 << 6),
184 OPC_DSRAV = 0x17 | OPC_SPECIAL,
185 OPC_DSLL = 0x38 | OPC_SPECIAL,
186 OPC_DSRL = 0x3A | OPC_SPECIAL, /* also DROTR */
187 OPC_DROTR = OPC_DSRL | (1 << 21),
188 OPC_DSRA = 0x3B | OPC_SPECIAL,
189 OPC_DSLL32 = 0x3C | OPC_SPECIAL,
190 OPC_DSRL32 = 0x3E | OPC_SPECIAL, /* also DROTR32 */
191 OPC_DROTR32 = OPC_DSRL32 | (1 << 21),
192 OPC_DSRA32 = 0x3F | OPC_SPECIAL,
193 /* Multiplication / division */
194 OPC_MULT = 0x18 | OPC_SPECIAL,
195 OPC_MULTU = 0x19 | OPC_SPECIAL,
196 OPC_DIV = 0x1A | OPC_SPECIAL,
197 OPC_DIVU = 0x1B | OPC_SPECIAL,
198 OPC_DMULT = 0x1C | OPC_SPECIAL,
199 OPC_DMULTU = 0x1D | OPC_SPECIAL,
200 OPC_DDIV = 0x1E | OPC_SPECIAL,
201 OPC_DDIVU = 0x1F | OPC_SPECIAL,
202
203 /* 2 registers arithmetic / logic */
204 OPC_ADD = 0x20 | OPC_SPECIAL,
205 OPC_ADDU = 0x21 | OPC_SPECIAL,
206 OPC_SUB = 0x22 | OPC_SPECIAL,
207 OPC_SUBU = 0x23 | OPC_SPECIAL,
208 OPC_AND = 0x24 | OPC_SPECIAL,
209 OPC_OR = 0x25 | OPC_SPECIAL,
210 OPC_XOR = 0x26 | OPC_SPECIAL,
211 OPC_NOR = 0x27 | OPC_SPECIAL,
212 OPC_SLT = 0x2A | OPC_SPECIAL,
213 OPC_SLTU = 0x2B | OPC_SPECIAL,
214 OPC_DADD = 0x2C | OPC_SPECIAL,
215 OPC_DADDU = 0x2D | OPC_SPECIAL,
216 OPC_DSUB = 0x2E | OPC_SPECIAL,
217 OPC_DSUBU = 0x2F | OPC_SPECIAL,
218 /* Jumps */
219 OPC_JR = 0x08 | OPC_SPECIAL, /* Also JR.HB */
220 OPC_JALR = 0x09 | OPC_SPECIAL, /* Also JALR.HB */
221 /* Traps */
222 OPC_TGE = 0x30 | OPC_SPECIAL,
223 OPC_TGEU = 0x31 | OPC_SPECIAL,
224 OPC_TLT = 0x32 | OPC_SPECIAL,
225 OPC_TLTU = 0x33 | OPC_SPECIAL,
226 OPC_TEQ = 0x34 | OPC_SPECIAL,
227 OPC_TNE = 0x36 | OPC_SPECIAL,
228 /* HI / LO registers load & stores */
229 OPC_MFHI = 0x10 | OPC_SPECIAL,
230 OPC_MTHI = 0x11 | OPC_SPECIAL,
231 OPC_MFLO = 0x12 | OPC_SPECIAL,
232 OPC_MTLO = 0x13 | OPC_SPECIAL,
233 /* Conditional moves */
234 OPC_MOVZ = 0x0A | OPC_SPECIAL,
235 OPC_MOVN = 0x0B | OPC_SPECIAL,
236
237 OPC_SELEQZ = 0x35 | OPC_SPECIAL,
238 OPC_SELNEZ = 0x37 | OPC_SPECIAL,
239
240 OPC_MOVCI = 0x01 | OPC_SPECIAL,
241
242 /* Special */
243 OPC_PMON = 0x05 | OPC_SPECIAL, /* unofficial */
244 OPC_SYSCALL = 0x0C | OPC_SPECIAL,
245 OPC_BREAK = 0x0D | OPC_SPECIAL,
246 OPC_SPIM = 0x0E | OPC_SPECIAL, /* unofficial */
247 OPC_SYNC = 0x0F | OPC_SPECIAL,
248
249 OPC_SPECIAL28_RESERVED = 0x28 | OPC_SPECIAL,
250 OPC_SPECIAL29_RESERVED = 0x29 | OPC_SPECIAL,
251 OPC_SPECIAL39_RESERVED = 0x39 | OPC_SPECIAL,
252 OPC_SPECIAL3D_RESERVED = 0x3D | OPC_SPECIAL,
253 };
254
255 /* R6 Multiply and Divide instructions have the same Opcode
256 and function field as legacy OPC_MULT[U]/OPC_DIV[U] */
257 #define MASK_R6_MULDIV(op) (MASK_SPECIAL(op) | (op & (0x7ff)))
258
259 enum {
260 R6_OPC_MUL = OPC_MULT | (2 << 6),
261 R6_OPC_MUH = OPC_MULT | (3 << 6),
262 R6_OPC_MULU = OPC_MULTU | (2 << 6),
263 R6_OPC_MUHU = OPC_MULTU | (3 << 6),
264 R6_OPC_DIV = OPC_DIV | (2 << 6),
265 R6_OPC_MOD = OPC_DIV | (3 << 6),
266 R6_OPC_DIVU = OPC_DIVU | (2 << 6),
267 R6_OPC_MODU = OPC_DIVU | (3 << 6),
268
269 R6_OPC_DMUL = OPC_DMULT | (2 << 6),
270 R6_OPC_DMUH = OPC_DMULT | (3 << 6),
271 R6_OPC_DMULU = OPC_DMULTU | (2 << 6),
272 R6_OPC_DMUHU = OPC_DMULTU | (3 << 6),
273 R6_OPC_DDIV = OPC_DDIV | (2 << 6),
274 R6_OPC_DMOD = OPC_DDIV | (3 << 6),
275 R6_OPC_DDIVU = OPC_DDIVU | (2 << 6),
276 R6_OPC_DMODU = OPC_DDIVU | (3 << 6),
277
278 R6_OPC_CLZ = 0x10 | OPC_SPECIAL,
279 R6_OPC_CLO = 0x11 | OPC_SPECIAL,
280 R6_OPC_DCLZ = 0x12 | OPC_SPECIAL,
281 R6_OPC_DCLO = 0x13 | OPC_SPECIAL,
282 R6_OPC_SDBBP = 0x0e | OPC_SPECIAL,
283
284 OPC_LSA = 0x05 | OPC_SPECIAL,
285 OPC_DLSA = 0x15 | OPC_SPECIAL,
286 };
287
288 /* Multiplication variants of the vr54xx. */
289 #define MASK_MUL_VR54XX(op) MASK_SPECIAL(op) | (op & (0x1F << 6))
290
291 enum {
292 OPC_VR54XX_MULS = (0x03 << 6) | OPC_MULT,
293 OPC_VR54XX_MULSU = (0x03 << 6) | OPC_MULTU,
294 OPC_VR54XX_MACC = (0x05 << 6) | OPC_MULT,
295 OPC_VR54XX_MACCU = (0x05 << 6) | OPC_MULTU,
296 OPC_VR54XX_MSAC = (0x07 << 6) | OPC_MULT,
297 OPC_VR54XX_MSACU = (0x07 << 6) | OPC_MULTU,
298 OPC_VR54XX_MULHI = (0x09 << 6) | OPC_MULT,
299 OPC_VR54XX_MULHIU = (0x09 << 6) | OPC_MULTU,
300 OPC_VR54XX_MULSHI = (0x0B << 6) | OPC_MULT,
301 OPC_VR54XX_MULSHIU = (0x0B << 6) | OPC_MULTU,
302 OPC_VR54XX_MACCHI = (0x0D << 6) | OPC_MULT,
303 OPC_VR54XX_MACCHIU = (0x0D << 6) | OPC_MULTU,
304 OPC_VR54XX_MSACHI = (0x0F << 6) | OPC_MULT,
305 OPC_VR54XX_MSACHIU = (0x0F << 6) | OPC_MULTU,
306 };
307
308 /* REGIMM (rt field) opcodes */
309 #define MASK_REGIMM(op) MASK_OP_MAJOR(op) | (op & (0x1F << 16))
310
311 enum {
312 OPC_BLTZ = (0x00 << 16) | OPC_REGIMM,
313 OPC_BLTZL = (0x02 << 16) | OPC_REGIMM,
314 OPC_BGEZ = (0x01 << 16) | OPC_REGIMM,
315 OPC_BGEZL = (0x03 << 16) | OPC_REGIMM,
316 OPC_BLTZAL = (0x10 << 16) | OPC_REGIMM,
317 OPC_BLTZALL = (0x12 << 16) | OPC_REGIMM,
318 OPC_BGEZAL = (0x11 << 16) | OPC_REGIMM,
319 OPC_BGEZALL = (0x13 << 16) | OPC_REGIMM,
320 OPC_TGEI = (0x08 << 16) | OPC_REGIMM,
321 OPC_TGEIU = (0x09 << 16) | OPC_REGIMM,
322 OPC_TLTI = (0x0A << 16) | OPC_REGIMM,
323 OPC_TLTIU = (0x0B << 16) | OPC_REGIMM,
324 OPC_TEQI = (0x0C << 16) | OPC_REGIMM,
325 OPC_TNEI = (0x0E << 16) | OPC_REGIMM,
326 OPC_SIGRIE = (0x17 << 16) | OPC_REGIMM,
327 OPC_SYNCI = (0x1F << 16) | OPC_REGIMM,
328
329 OPC_DAHI = (0x06 << 16) | OPC_REGIMM,
330 OPC_DATI = (0x1e << 16) | OPC_REGIMM,
331 };
332
333 /* Special2 opcodes */
334 #define MASK_SPECIAL2(op) MASK_OP_MAJOR(op) | (op & 0x3F)
335
336 enum {
337 /* Multiply & xxx operations */
338 OPC_MADD = 0x00 | OPC_SPECIAL2,
339 OPC_MADDU = 0x01 | OPC_SPECIAL2,
340 OPC_MUL = 0x02 | OPC_SPECIAL2,
341 OPC_MSUB = 0x04 | OPC_SPECIAL2,
342 OPC_MSUBU = 0x05 | OPC_SPECIAL2,
343 /* Loongson 2F */
344 OPC_MULT_G_2F = 0x10 | OPC_SPECIAL2,
345 OPC_DMULT_G_2F = 0x11 | OPC_SPECIAL2,
346 OPC_MULTU_G_2F = 0x12 | OPC_SPECIAL2,
347 OPC_DMULTU_G_2F = 0x13 | OPC_SPECIAL2,
348 OPC_DIV_G_2F = 0x14 | OPC_SPECIAL2,
349 OPC_DDIV_G_2F = 0x15 | OPC_SPECIAL2,
350 OPC_DIVU_G_2F = 0x16 | OPC_SPECIAL2,
351 OPC_DDIVU_G_2F = 0x17 | OPC_SPECIAL2,
352 OPC_MOD_G_2F = 0x1c | OPC_SPECIAL2,
353 OPC_DMOD_G_2F = 0x1d | OPC_SPECIAL2,
354 OPC_MODU_G_2F = 0x1e | OPC_SPECIAL2,
355 OPC_DMODU_G_2F = 0x1f | OPC_SPECIAL2,
356 /* Misc */
357 OPC_CLZ = 0x20 | OPC_SPECIAL2,
358 OPC_CLO = 0x21 | OPC_SPECIAL2,
359 OPC_DCLZ = 0x24 | OPC_SPECIAL2,
360 OPC_DCLO = 0x25 | OPC_SPECIAL2,
361 /* Special */
362 OPC_SDBBP = 0x3F | OPC_SPECIAL2,
363 };
364
365 /* Special3 opcodes */
366 #define MASK_SPECIAL3(op) MASK_OP_MAJOR(op) | (op & 0x3F)
367
368 enum {
369 OPC_EXT = 0x00 | OPC_SPECIAL3,
370 OPC_DEXTM = 0x01 | OPC_SPECIAL3,
371 OPC_DEXTU = 0x02 | OPC_SPECIAL3,
372 OPC_DEXT = 0x03 | OPC_SPECIAL3,
373 OPC_INS = 0x04 | OPC_SPECIAL3,
374 OPC_DINSM = 0x05 | OPC_SPECIAL3,
375 OPC_DINSU = 0x06 | OPC_SPECIAL3,
376 OPC_DINS = 0x07 | OPC_SPECIAL3,
377 OPC_FORK = 0x08 | OPC_SPECIAL3,
378 OPC_YIELD = 0x09 | OPC_SPECIAL3,
379 OPC_BSHFL = 0x20 | OPC_SPECIAL3,
380 OPC_DBSHFL = 0x24 | OPC_SPECIAL3,
381 OPC_RDHWR = 0x3B | OPC_SPECIAL3,
382
383 /* Loongson 2E */
384 OPC_MULT_G_2E = 0x18 | OPC_SPECIAL3,
385 OPC_MULTU_G_2E = 0x19 | OPC_SPECIAL3,
386 OPC_DIV_G_2E = 0x1A | OPC_SPECIAL3,
387 OPC_DIVU_G_2E = 0x1B | OPC_SPECIAL3,
388 OPC_DMULT_G_2E = 0x1C | OPC_SPECIAL3,
389 OPC_DMULTU_G_2E = 0x1D | OPC_SPECIAL3,
390 OPC_DDIV_G_2E = 0x1E | OPC_SPECIAL3,
391 OPC_DDIVU_G_2E = 0x1F | OPC_SPECIAL3,
392 OPC_MOD_G_2E = 0x22 | OPC_SPECIAL3,
393 OPC_MODU_G_2E = 0x23 | OPC_SPECIAL3,
394 OPC_DMOD_G_2E = 0x26 | OPC_SPECIAL3,
395 OPC_DMODU_G_2E = 0x27 | OPC_SPECIAL3,
396
397 /* MIPS DSP Load */
398 OPC_LX_DSP = 0x0A | OPC_SPECIAL3,
399 /* MIPS DSP Arithmetic */
400 OPC_ADDU_QB_DSP = 0x10 | OPC_SPECIAL3,
401 OPC_ADDU_OB_DSP = 0x14 | OPC_SPECIAL3,
402 OPC_ABSQ_S_PH_DSP = 0x12 | OPC_SPECIAL3,
403 OPC_ABSQ_S_QH_DSP = 0x16 | OPC_SPECIAL3,
404 /* OPC_ADDUH_QB_DSP is same as OPC_MULT_G_2E. */
405 /* OPC_ADDUH_QB_DSP = 0x18 | OPC_SPECIAL3, */
406 OPC_CMPU_EQ_QB_DSP = 0x11 | OPC_SPECIAL3,
407 OPC_CMPU_EQ_OB_DSP = 0x15 | OPC_SPECIAL3,
408 /* MIPS DSP GPR-Based Shift Sub-class */
409 OPC_SHLL_QB_DSP = 0x13 | OPC_SPECIAL3,
410 OPC_SHLL_OB_DSP = 0x17 | OPC_SPECIAL3,
411 /* MIPS DSP Multiply Sub-class insns */
412 /* OPC_MUL_PH_DSP is same as OPC_ADDUH_QB_DSP. */
413 /* OPC_MUL_PH_DSP = 0x18 | OPC_SPECIAL3, */
414 OPC_DPA_W_PH_DSP = 0x30 | OPC_SPECIAL3,
415 OPC_DPAQ_W_QH_DSP = 0x34 | OPC_SPECIAL3,
416 /* DSP Bit/Manipulation Sub-class */
417 OPC_INSV_DSP = 0x0C | OPC_SPECIAL3,
418 OPC_DINSV_DSP = 0x0D | OPC_SPECIAL3,
419 /* MIPS DSP Append Sub-class */
420 OPC_APPEND_DSP = 0x31 | OPC_SPECIAL3,
421 OPC_DAPPEND_DSP = 0x35 | OPC_SPECIAL3,
422 /* MIPS DSP Accumulator and DSPControl Access Sub-class */
423 OPC_EXTR_W_DSP = 0x38 | OPC_SPECIAL3,
424 OPC_DEXTR_W_DSP = 0x3C | OPC_SPECIAL3,
425
426 /* R6 */
427 R6_OPC_PREF = 0x35 | OPC_SPECIAL3,
428 R6_OPC_CACHE = 0x25 | OPC_SPECIAL3,
429 R6_OPC_LL = 0x36 | OPC_SPECIAL3,
430 R6_OPC_SC = 0x26 | OPC_SPECIAL3,
431 R6_OPC_LLD = 0x37 | OPC_SPECIAL3,
432 R6_OPC_SCD = 0x27 | OPC_SPECIAL3,
433 };
434
435 /* BSHFL opcodes */
436 #define MASK_BSHFL(op) MASK_SPECIAL3(op) | (op & (0x1F << 6))
437
438 enum {
439 OPC_WSBH = (0x02 << 6) | OPC_BSHFL,
440 OPC_SEB = (0x10 << 6) | OPC_BSHFL,
441 OPC_SEH = (0x18 << 6) | OPC_BSHFL,
442 OPC_ALIGN = (0x08 << 6) | OPC_BSHFL, /* 010.bp */
443 OPC_ALIGN_END = (0x0B << 6) | OPC_BSHFL, /* 010.00 to 010.11 */
444 OPC_BITSWAP = (0x00 << 6) | OPC_BSHFL /* 00000 */
445 };
446
447 /* DBSHFL opcodes */
448 #define MASK_DBSHFL(op) MASK_SPECIAL3(op) | (op & (0x1F << 6))
449
450 enum {
451 OPC_DSBH = (0x02 << 6) | OPC_DBSHFL,
452 OPC_DSHD = (0x05 << 6) | OPC_DBSHFL,
453 OPC_DALIGN = (0x08 << 6) | OPC_DBSHFL, /* 01.bp */
454 OPC_DALIGN_END = (0x0F << 6) | OPC_DBSHFL, /* 01.000 to 01.111 */
455 OPC_DBITSWAP = (0x00 << 6) | OPC_DBSHFL, /* 00000 */
456 };
457
458 /* MIPS DSP REGIMM opcodes */
459 enum {
460 OPC_BPOSGE32 = (0x1C << 16) | OPC_REGIMM,
461 OPC_BPOSGE64 = (0x1D << 16) | OPC_REGIMM,
462 };
463
464 #define MASK_LX(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
465 /* MIPS DSP Load */
466 enum {
467 OPC_LBUX = (0x06 << 6) | OPC_LX_DSP,
468 OPC_LHX = (0x04 << 6) | OPC_LX_DSP,
469 OPC_LWX = (0x00 << 6) | OPC_LX_DSP,
470 OPC_LDX = (0x08 << 6) | OPC_LX_DSP,
471 };
472
473 #define MASK_ADDU_QB(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
474 enum {
475 /* MIPS DSP Arithmetic Sub-class */
476 OPC_ADDQ_PH = (0x0A << 6) | OPC_ADDU_QB_DSP,
477 OPC_ADDQ_S_PH = (0x0E << 6) | OPC_ADDU_QB_DSP,
478 OPC_ADDQ_S_W = (0x16 << 6) | OPC_ADDU_QB_DSP,
479 OPC_ADDU_QB = (0x00 << 6) | OPC_ADDU_QB_DSP,
480 OPC_ADDU_S_QB = (0x04 << 6) | OPC_ADDU_QB_DSP,
481 OPC_ADDU_PH = (0x08 << 6) | OPC_ADDU_QB_DSP,
482 OPC_ADDU_S_PH = (0x0C << 6) | OPC_ADDU_QB_DSP,
483 OPC_SUBQ_PH = (0x0B << 6) | OPC_ADDU_QB_DSP,
484 OPC_SUBQ_S_PH = (0x0F << 6) | OPC_ADDU_QB_DSP,
485 OPC_SUBQ_S_W = (0x17 << 6) | OPC_ADDU_QB_DSP,
486 OPC_SUBU_QB = (0x01 << 6) | OPC_ADDU_QB_DSP,
487 OPC_SUBU_S_QB = (0x05 << 6) | OPC_ADDU_QB_DSP,
488 OPC_SUBU_PH = (0x09 << 6) | OPC_ADDU_QB_DSP,
489 OPC_SUBU_S_PH = (0x0D << 6) | OPC_ADDU_QB_DSP,
490 OPC_ADDSC = (0x10 << 6) | OPC_ADDU_QB_DSP,
491 OPC_ADDWC = (0x11 << 6) | OPC_ADDU_QB_DSP,
492 OPC_MODSUB = (0x12 << 6) | OPC_ADDU_QB_DSP,
493 OPC_RADDU_W_QB = (0x14 << 6) | OPC_ADDU_QB_DSP,
494 /* MIPS DSP Multiply Sub-class insns */
495 OPC_MULEU_S_PH_QBL = (0x06 << 6) | OPC_ADDU_QB_DSP,
496 OPC_MULEU_S_PH_QBR = (0x07 << 6) | OPC_ADDU_QB_DSP,
497 OPC_MULQ_RS_PH = (0x1F << 6) | OPC_ADDU_QB_DSP,
498 OPC_MULEQ_S_W_PHL = (0x1C << 6) | OPC_ADDU_QB_DSP,
499 OPC_MULEQ_S_W_PHR = (0x1D << 6) | OPC_ADDU_QB_DSP,
500 OPC_MULQ_S_PH = (0x1E << 6) | OPC_ADDU_QB_DSP,
501 };
502
503 #define OPC_ADDUH_QB_DSP OPC_MULT_G_2E
504 #define MASK_ADDUH_QB(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
505 enum {
506 /* MIPS DSP Arithmetic Sub-class */
507 OPC_ADDUH_QB = (0x00 << 6) | OPC_ADDUH_QB_DSP,
508 OPC_ADDUH_R_QB = (0x02 << 6) | OPC_ADDUH_QB_DSP,
509 OPC_ADDQH_PH = (0x08 << 6) | OPC_ADDUH_QB_DSP,
510 OPC_ADDQH_R_PH = (0x0A << 6) | OPC_ADDUH_QB_DSP,
511 OPC_ADDQH_W = (0x10 << 6) | OPC_ADDUH_QB_DSP,
512 OPC_ADDQH_R_W = (0x12 << 6) | OPC_ADDUH_QB_DSP,
513 OPC_SUBUH_QB = (0x01 << 6) | OPC_ADDUH_QB_DSP,
514 OPC_SUBUH_R_QB = (0x03 << 6) | OPC_ADDUH_QB_DSP,
515 OPC_SUBQH_PH = (0x09 << 6) | OPC_ADDUH_QB_DSP,
516 OPC_SUBQH_R_PH = (0x0B << 6) | OPC_ADDUH_QB_DSP,
517 OPC_SUBQH_W = (0x11 << 6) | OPC_ADDUH_QB_DSP,
518 OPC_SUBQH_R_W = (0x13 << 6) | OPC_ADDUH_QB_DSP,
519 /* MIPS DSP Multiply Sub-class insns */
520 OPC_MUL_PH = (0x0C << 6) | OPC_ADDUH_QB_DSP,
521 OPC_MUL_S_PH = (0x0E << 6) | OPC_ADDUH_QB_DSP,
522 OPC_MULQ_S_W = (0x16 << 6) | OPC_ADDUH_QB_DSP,
523 OPC_MULQ_RS_W = (0x17 << 6) | OPC_ADDUH_QB_DSP,
524 };
525
526 #define MASK_ABSQ_S_PH(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
527 enum {
528 /* MIPS DSP Arithmetic Sub-class */
529 OPC_ABSQ_S_QB = (0x01 << 6) | OPC_ABSQ_S_PH_DSP,
530 OPC_ABSQ_S_PH = (0x09 << 6) | OPC_ABSQ_S_PH_DSP,
531 OPC_ABSQ_S_W = (0x11 << 6) | OPC_ABSQ_S_PH_DSP,
532 OPC_PRECEQ_W_PHL = (0x0C << 6) | OPC_ABSQ_S_PH_DSP,
533 OPC_PRECEQ_W_PHR = (0x0D << 6) | OPC_ABSQ_S_PH_DSP,
534 OPC_PRECEQU_PH_QBL = (0x04 << 6) | OPC_ABSQ_S_PH_DSP,
535 OPC_PRECEQU_PH_QBR = (0x05 << 6) | OPC_ABSQ_S_PH_DSP,
536 OPC_PRECEQU_PH_QBLA = (0x06 << 6) | OPC_ABSQ_S_PH_DSP,
537 OPC_PRECEQU_PH_QBRA = (0x07 << 6) | OPC_ABSQ_S_PH_DSP,
538 OPC_PRECEU_PH_QBL = (0x1C << 6) | OPC_ABSQ_S_PH_DSP,
539 OPC_PRECEU_PH_QBR = (0x1D << 6) | OPC_ABSQ_S_PH_DSP,
540 OPC_PRECEU_PH_QBLA = (0x1E << 6) | OPC_ABSQ_S_PH_DSP,
541 OPC_PRECEU_PH_QBRA = (0x1F << 6) | OPC_ABSQ_S_PH_DSP,
542 /* DSP Bit/Manipulation Sub-class */
543 OPC_BITREV = (0x1B << 6) | OPC_ABSQ_S_PH_DSP,
544 OPC_REPL_QB = (0x02 << 6) | OPC_ABSQ_S_PH_DSP,
545 OPC_REPLV_QB = (0x03 << 6) | OPC_ABSQ_S_PH_DSP,
546 OPC_REPL_PH = (0x0A << 6) | OPC_ABSQ_S_PH_DSP,
547 OPC_REPLV_PH = (0x0B << 6) | OPC_ABSQ_S_PH_DSP,
548 };
549
550 #define MASK_CMPU_EQ_QB(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
551 enum {
552 /* MIPS DSP Arithmetic Sub-class */
553 OPC_PRECR_QB_PH = (0x0D << 6) | OPC_CMPU_EQ_QB_DSP,
554 OPC_PRECRQ_QB_PH = (0x0C << 6) | OPC_CMPU_EQ_QB_DSP,
555 OPC_PRECR_SRA_PH_W = (0x1E << 6) | OPC_CMPU_EQ_QB_DSP,
556 OPC_PRECR_SRA_R_PH_W = (0x1F << 6) | OPC_CMPU_EQ_QB_DSP,
557 OPC_PRECRQ_PH_W = (0x14 << 6) | OPC_CMPU_EQ_QB_DSP,
558 OPC_PRECRQ_RS_PH_W = (0x15 << 6) | OPC_CMPU_EQ_QB_DSP,
559 OPC_PRECRQU_S_QB_PH = (0x0F << 6) | OPC_CMPU_EQ_QB_DSP,
560 /* DSP Compare-Pick Sub-class */
561 OPC_CMPU_EQ_QB = (0x00 << 6) | OPC_CMPU_EQ_QB_DSP,
562 OPC_CMPU_LT_QB = (0x01 << 6) | OPC_CMPU_EQ_QB_DSP,
563 OPC_CMPU_LE_QB = (0x02 << 6) | OPC_CMPU_EQ_QB_DSP,
564 OPC_CMPGU_EQ_QB = (0x04 << 6) | OPC_CMPU_EQ_QB_DSP,
565 OPC_CMPGU_LT_QB = (0x05 << 6) | OPC_CMPU_EQ_QB_DSP,
566 OPC_CMPGU_LE_QB = (0x06 << 6) | OPC_CMPU_EQ_QB_DSP,
567 OPC_CMPGDU_EQ_QB = (0x18 << 6) | OPC_CMPU_EQ_QB_DSP,
568 OPC_CMPGDU_LT_QB = (0x19 << 6) | OPC_CMPU_EQ_QB_DSP,
569 OPC_CMPGDU_LE_QB = (0x1A << 6) | OPC_CMPU_EQ_QB_DSP,
570 OPC_CMP_EQ_PH = (0x08 << 6) | OPC_CMPU_EQ_QB_DSP,
571 OPC_CMP_LT_PH = (0x09 << 6) | OPC_CMPU_EQ_QB_DSP,
572 OPC_CMP_LE_PH = (0x0A << 6) | OPC_CMPU_EQ_QB_DSP,
573 OPC_PICK_QB = (0x03 << 6) | OPC_CMPU_EQ_QB_DSP,
574 OPC_PICK_PH = (0x0B << 6) | OPC_CMPU_EQ_QB_DSP,
575 OPC_PACKRL_PH = (0x0E << 6) | OPC_CMPU_EQ_QB_DSP,
576 };
577
578 #define MASK_SHLL_QB(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
579 enum {
580 /* MIPS DSP GPR-Based Shift Sub-class */
581 OPC_SHLL_QB = (0x00 << 6) | OPC_SHLL_QB_DSP,
582 OPC_SHLLV_QB = (0x02 << 6) | OPC_SHLL_QB_DSP,
583 OPC_SHLL_PH = (0x08 << 6) | OPC_SHLL_QB_DSP,
584 OPC_SHLLV_PH = (0x0A << 6) | OPC_SHLL_QB_DSP,
585 OPC_SHLL_S_PH = (0x0C << 6) | OPC_SHLL_QB_DSP,
586 OPC_SHLLV_S_PH = (0x0E << 6) | OPC_SHLL_QB_DSP,
587 OPC_SHLL_S_W = (0x14 << 6) | OPC_SHLL_QB_DSP,
588 OPC_SHLLV_S_W = (0x16 << 6) | OPC_SHLL_QB_DSP,
589 OPC_SHRL_QB = (0x01 << 6) | OPC_SHLL_QB_DSP,
590 OPC_SHRLV_QB = (0x03 << 6) | OPC_SHLL_QB_DSP,
591 OPC_SHRL_PH = (0x19 << 6) | OPC_SHLL_QB_DSP,
592 OPC_SHRLV_PH = (0x1B << 6) | OPC_SHLL_QB_DSP,
593 OPC_SHRA_QB = (0x04 << 6) | OPC_SHLL_QB_DSP,
594 OPC_SHRA_R_QB = (0x05 << 6) | OPC_SHLL_QB_DSP,
595 OPC_SHRAV_QB = (0x06 << 6) | OPC_SHLL_QB_DSP,
596 OPC_SHRAV_R_QB = (0x07 << 6) | OPC_SHLL_QB_DSP,
597 OPC_SHRA_PH = (0x09 << 6) | OPC_SHLL_QB_DSP,
598 OPC_SHRAV_PH = (0x0B << 6) | OPC_SHLL_QB_DSP,
599 OPC_SHRA_R_PH = (0x0D << 6) | OPC_SHLL_QB_DSP,
600 OPC_SHRAV_R_PH = (0x0F << 6) | OPC_SHLL_QB_DSP,
601 OPC_SHRA_R_W = (0x15 << 6) | OPC_SHLL_QB_DSP,
602 OPC_SHRAV_R_W = (0x17 << 6) | OPC_SHLL_QB_DSP,
603 };
604
605 #define MASK_DPA_W_PH(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
606 enum {
607 /* MIPS DSP Multiply Sub-class insns */
608 OPC_DPAU_H_QBL = (0x03 << 6) | OPC_DPA_W_PH_DSP,
609 OPC_DPAU_H_QBR = (0x07 << 6) | OPC_DPA_W_PH_DSP,
610 OPC_DPSU_H_QBL = (0x0B << 6) | OPC_DPA_W_PH_DSP,
611 OPC_DPSU_H_QBR = (0x0F << 6) | OPC_DPA_W_PH_DSP,
612 OPC_DPA_W_PH = (0x00 << 6) | OPC_DPA_W_PH_DSP,
613 OPC_DPAX_W_PH = (0x08 << 6) | OPC_DPA_W_PH_DSP,
614 OPC_DPAQ_S_W_PH = (0x04 << 6) | OPC_DPA_W_PH_DSP,
615 OPC_DPAQX_S_W_PH = (0x18 << 6) | OPC_DPA_W_PH_DSP,
616 OPC_DPAQX_SA_W_PH = (0x1A << 6) | OPC_DPA_W_PH_DSP,
617 OPC_DPS_W_PH = (0x01 << 6) | OPC_DPA_W_PH_DSP,
618 OPC_DPSX_W_PH = (0x09 << 6) | OPC_DPA_W_PH_DSP,
619 OPC_DPSQ_S_W_PH = (0x05 << 6) | OPC_DPA_W_PH_DSP,
620 OPC_DPSQX_S_W_PH = (0x19 << 6) | OPC_DPA_W_PH_DSP,
621 OPC_DPSQX_SA_W_PH = (0x1B << 6) | OPC_DPA_W_PH_DSP,
622 OPC_MULSAQ_S_W_PH = (0x06 << 6) | OPC_DPA_W_PH_DSP,
623 OPC_DPAQ_SA_L_W = (0x0C << 6) | OPC_DPA_W_PH_DSP,
624 OPC_DPSQ_SA_L_W = (0x0D << 6) | OPC_DPA_W_PH_DSP,
625 OPC_MAQ_S_W_PHL = (0x14 << 6) | OPC_DPA_W_PH_DSP,
626 OPC_MAQ_S_W_PHR = (0x16 << 6) | OPC_DPA_W_PH_DSP,
627 OPC_MAQ_SA_W_PHL = (0x10 << 6) | OPC_DPA_W_PH_DSP,
628 OPC_MAQ_SA_W_PHR = (0x12 << 6) | OPC_DPA_W_PH_DSP,
629 OPC_MULSA_W_PH = (0x02 << 6) | OPC_DPA_W_PH_DSP,
630 };
631
632 #define MASK_INSV(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
633 enum {
634 /* DSP Bit/Manipulation Sub-class */
635 OPC_INSV = (0x00 << 6) | OPC_INSV_DSP,
636 };
637
638 #define MASK_APPEND(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
639 enum {
640 /* MIPS DSP Append Sub-class */
641 OPC_APPEND = (0x00 << 6) | OPC_APPEND_DSP,
642 OPC_PREPEND = (0x01 << 6) | OPC_APPEND_DSP,
643 OPC_BALIGN = (0x10 << 6) | OPC_APPEND_DSP,
644 };
645
646 #define MASK_EXTR_W(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
647 enum {
648 /* MIPS DSP Accumulator and DSPControl Access Sub-class */
649 OPC_EXTR_W = (0x00 << 6) | OPC_EXTR_W_DSP,
650 OPC_EXTR_R_W = (0x04 << 6) | OPC_EXTR_W_DSP,
651 OPC_EXTR_RS_W = (0x06 << 6) | OPC_EXTR_W_DSP,
652 OPC_EXTR_S_H = (0x0E << 6) | OPC_EXTR_W_DSP,
653 OPC_EXTRV_S_H = (0x0F << 6) | OPC_EXTR_W_DSP,
654 OPC_EXTRV_W = (0x01 << 6) | OPC_EXTR_W_DSP,
655 OPC_EXTRV_R_W = (0x05 << 6) | OPC_EXTR_W_DSP,
656 OPC_EXTRV_RS_W = (0x07 << 6) | OPC_EXTR_W_DSP,
657 OPC_EXTP = (0x02 << 6) | OPC_EXTR_W_DSP,
658 OPC_EXTPV = (0x03 << 6) | OPC_EXTR_W_DSP,
659 OPC_EXTPDP = (0x0A << 6) | OPC_EXTR_W_DSP,
660 OPC_EXTPDPV = (0x0B << 6) | OPC_EXTR_W_DSP,
661 OPC_SHILO = (0x1A << 6) | OPC_EXTR_W_DSP,
662 OPC_SHILOV = (0x1B << 6) | OPC_EXTR_W_DSP,
663 OPC_MTHLIP = (0x1F << 6) | OPC_EXTR_W_DSP,
664 OPC_WRDSP = (0x13 << 6) | OPC_EXTR_W_DSP,
665 OPC_RDDSP = (0x12 << 6) | OPC_EXTR_W_DSP,
666 };
667
668 #define MASK_ABSQ_S_QH(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
669 enum {
670 /* MIPS DSP Arithmetic Sub-class */
671 OPC_PRECEQ_L_PWL = (0x14 << 6) | OPC_ABSQ_S_QH_DSP,
672 OPC_PRECEQ_L_PWR = (0x15 << 6) | OPC_ABSQ_S_QH_DSP,
673 OPC_PRECEQ_PW_QHL = (0x0C << 6) | OPC_ABSQ_S_QH_DSP,
674 OPC_PRECEQ_PW_QHR = (0x0D << 6) | OPC_ABSQ_S_QH_DSP,
675 OPC_PRECEQ_PW_QHLA = (0x0E << 6) | OPC_ABSQ_S_QH_DSP,
676 OPC_PRECEQ_PW_QHRA = (0x0F << 6) | OPC_ABSQ_S_QH_DSP,
677 OPC_PRECEQU_QH_OBL = (0x04 << 6) | OPC_ABSQ_S_QH_DSP,
678 OPC_PRECEQU_QH_OBR = (0x05 << 6) | OPC_ABSQ_S_QH_DSP,
679 OPC_PRECEQU_QH_OBLA = (0x06 << 6) | OPC_ABSQ_S_QH_DSP,
680 OPC_PRECEQU_QH_OBRA = (0x07 << 6) | OPC_ABSQ_S_QH_DSP,
681 OPC_PRECEU_QH_OBL = (0x1C << 6) | OPC_ABSQ_S_QH_DSP,
682 OPC_PRECEU_QH_OBR = (0x1D << 6) | OPC_ABSQ_S_QH_DSP,
683 OPC_PRECEU_QH_OBLA = (0x1E << 6) | OPC_ABSQ_S_QH_DSP,
684 OPC_PRECEU_QH_OBRA = (0x1F << 6) | OPC_ABSQ_S_QH_DSP,
685 OPC_ABSQ_S_OB = (0x01 << 6) | OPC_ABSQ_S_QH_DSP,
686 OPC_ABSQ_S_PW = (0x11 << 6) | OPC_ABSQ_S_QH_DSP,
687 OPC_ABSQ_S_QH = (0x09 << 6) | OPC_ABSQ_S_QH_DSP,
688 /* DSP Bit/Manipulation Sub-class */
689 OPC_REPL_OB = (0x02 << 6) | OPC_ABSQ_S_QH_DSP,
690 OPC_REPL_PW = (0x12 << 6) | OPC_ABSQ_S_QH_DSP,
691 OPC_REPL_QH = (0x0A << 6) | OPC_ABSQ_S_QH_DSP,
692 OPC_REPLV_OB = (0x03 << 6) | OPC_ABSQ_S_QH_DSP,
693 OPC_REPLV_PW = (0x13 << 6) | OPC_ABSQ_S_QH_DSP,
694 OPC_REPLV_QH = (0x0B << 6) | OPC_ABSQ_S_QH_DSP,
695 };
696
697 #define MASK_ADDU_OB(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
698 enum {
699 /* MIPS DSP Multiply Sub-class insns */
700 OPC_MULEQ_S_PW_QHL = (0x1C << 6) | OPC_ADDU_OB_DSP,
701 OPC_MULEQ_S_PW_QHR = (0x1D << 6) | OPC_ADDU_OB_DSP,
702 OPC_MULEU_S_QH_OBL = (0x06 << 6) | OPC_ADDU_OB_DSP,
703 OPC_MULEU_S_QH_OBR = (0x07 << 6) | OPC_ADDU_OB_DSP,
704 OPC_MULQ_RS_QH = (0x1F << 6) | OPC_ADDU_OB_DSP,
705 /* MIPS DSP Arithmetic Sub-class */
706 OPC_RADDU_L_OB = (0x14 << 6) | OPC_ADDU_OB_DSP,
707 OPC_SUBQ_PW = (0x13 << 6) | OPC_ADDU_OB_DSP,
708 OPC_SUBQ_S_PW = (0x17 << 6) | OPC_ADDU_OB_DSP,
709 OPC_SUBQ_QH = (0x0B << 6) | OPC_ADDU_OB_DSP,
710 OPC_SUBQ_S_QH = (0x0F << 6) | OPC_ADDU_OB_DSP,
711 OPC_SUBU_OB = (0x01 << 6) | OPC_ADDU_OB_DSP,
712 OPC_SUBU_S_OB = (0x05 << 6) | OPC_ADDU_OB_DSP,
713 OPC_SUBU_QH = (0x09 << 6) | OPC_ADDU_OB_DSP,
714 OPC_SUBU_S_QH = (0x0D << 6) | OPC_ADDU_OB_DSP,
715 OPC_SUBUH_OB = (0x19 << 6) | OPC_ADDU_OB_DSP,
716 OPC_SUBUH_R_OB = (0x1B << 6) | OPC_ADDU_OB_DSP,
717 OPC_ADDQ_PW = (0x12 << 6) | OPC_ADDU_OB_DSP,
718 OPC_ADDQ_S_PW = (0x16 << 6) | OPC_ADDU_OB_DSP,
719 OPC_ADDQ_QH = (0x0A << 6) | OPC_ADDU_OB_DSP,
720 OPC_ADDQ_S_QH = (0x0E << 6) | OPC_ADDU_OB_DSP,
721 OPC_ADDU_OB = (0x00 << 6) | OPC_ADDU_OB_DSP,
722 OPC_ADDU_S_OB = (0x04 << 6) | OPC_ADDU_OB_DSP,
723 OPC_ADDU_QH = (0x08 << 6) | OPC_ADDU_OB_DSP,
724 OPC_ADDU_S_QH = (0x0C << 6) | OPC_ADDU_OB_DSP,
725 OPC_ADDUH_OB = (0x18 << 6) | OPC_ADDU_OB_DSP,
726 OPC_ADDUH_R_OB = (0x1A << 6) | OPC_ADDU_OB_DSP,
727 };
728
729 #define MASK_CMPU_EQ_OB(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
730 enum {
731 /* DSP Compare-Pick Sub-class */
732 OPC_CMP_EQ_PW = (0x10 << 6) | OPC_CMPU_EQ_OB_DSP,
733 OPC_CMP_LT_PW = (0x11 << 6) | OPC_CMPU_EQ_OB_DSP,
734 OPC_CMP_LE_PW = (0x12 << 6) | OPC_CMPU_EQ_OB_DSP,
735 OPC_CMP_EQ_QH = (0x08 << 6) | OPC_CMPU_EQ_OB_DSP,
736 OPC_CMP_LT_QH = (0x09 << 6) | OPC_CMPU_EQ_OB_DSP,
737 OPC_CMP_LE_QH = (0x0A << 6) | OPC_CMPU_EQ_OB_DSP,
738 OPC_CMPGDU_EQ_OB = (0x18 << 6) | OPC_CMPU_EQ_OB_DSP,
739 OPC_CMPGDU_LT_OB = (0x19 << 6) | OPC_CMPU_EQ_OB_DSP,
740 OPC_CMPGDU_LE_OB = (0x1A << 6) | OPC_CMPU_EQ_OB_DSP,
741 OPC_CMPGU_EQ_OB = (0x04 << 6) | OPC_CMPU_EQ_OB_DSP,
742 OPC_CMPGU_LT_OB = (0x05 << 6) | OPC_CMPU_EQ_OB_DSP,
743 OPC_CMPGU_LE_OB = (0x06 << 6) | OPC_CMPU_EQ_OB_DSP,
744 OPC_CMPU_EQ_OB = (0x00 << 6) | OPC_CMPU_EQ_OB_DSP,
745 OPC_CMPU_LT_OB = (0x01 << 6) | OPC_CMPU_EQ_OB_DSP,
746 OPC_CMPU_LE_OB = (0x02 << 6) | OPC_CMPU_EQ_OB_DSP,
747 OPC_PACKRL_PW = (0x0E << 6) | OPC_CMPU_EQ_OB_DSP,
748 OPC_PICK_OB = (0x03 << 6) | OPC_CMPU_EQ_OB_DSP,
749 OPC_PICK_PW = (0x13 << 6) | OPC_CMPU_EQ_OB_DSP,
750 OPC_PICK_QH = (0x0B << 6) | OPC_CMPU_EQ_OB_DSP,
751 /* MIPS DSP Arithmetic Sub-class */
752 OPC_PRECR_OB_QH = (0x0D << 6) | OPC_CMPU_EQ_OB_DSP,
753 OPC_PRECR_SRA_QH_PW = (0x1E << 6) | OPC_CMPU_EQ_OB_DSP,
754 OPC_PRECR_SRA_R_QH_PW = (0x1F << 6) | OPC_CMPU_EQ_OB_DSP,
755 OPC_PRECRQ_OB_QH = (0x0C << 6) | OPC_CMPU_EQ_OB_DSP,
756 OPC_PRECRQ_PW_L = (0x1C << 6) | OPC_CMPU_EQ_OB_DSP,
757 OPC_PRECRQ_QH_PW = (0x14 << 6) | OPC_CMPU_EQ_OB_DSP,
758 OPC_PRECRQ_RS_QH_PW = (0x15 << 6) | OPC_CMPU_EQ_OB_DSP,
759 OPC_PRECRQU_S_OB_QH = (0x0F << 6) | OPC_CMPU_EQ_OB_DSP,
760 };
761
762 #define MASK_DAPPEND(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
763 enum {
764 /* DSP Append Sub-class */
765 OPC_DAPPEND = (0x00 << 6) | OPC_DAPPEND_DSP,
766 OPC_PREPENDD = (0x03 << 6) | OPC_DAPPEND_DSP,
767 OPC_PREPENDW = (0x01 << 6) | OPC_DAPPEND_DSP,
768 OPC_DBALIGN = (0x10 << 6) | OPC_DAPPEND_DSP,
769 };
770
771 #define MASK_DEXTR_W(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
772 enum {
773 /* MIPS DSP Accumulator and DSPControl Access Sub-class */
774 OPC_DMTHLIP = (0x1F << 6) | OPC_DEXTR_W_DSP,
775 OPC_DSHILO = (0x1A << 6) | OPC_DEXTR_W_DSP,
776 OPC_DEXTP = (0x02 << 6) | OPC_DEXTR_W_DSP,
777 OPC_DEXTPDP = (0x0A << 6) | OPC_DEXTR_W_DSP,
778 OPC_DEXTPDPV = (0x0B << 6) | OPC_DEXTR_W_DSP,
779 OPC_DEXTPV = (0x03 << 6) | OPC_DEXTR_W_DSP,
780 OPC_DEXTR_L = (0x10 << 6) | OPC_DEXTR_W_DSP,
781 OPC_DEXTR_R_L = (0x14 << 6) | OPC_DEXTR_W_DSP,
782 OPC_DEXTR_RS_L = (0x16 << 6) | OPC_DEXTR_W_DSP,
783 OPC_DEXTR_W = (0x00 << 6) | OPC_DEXTR_W_DSP,
784 OPC_DEXTR_R_W = (0x04 << 6) | OPC_DEXTR_W_DSP,
785 OPC_DEXTR_RS_W = (0x06 << 6) | OPC_DEXTR_W_DSP,
786 OPC_DEXTR_S_H = (0x0E << 6) | OPC_DEXTR_W_DSP,
787 OPC_DEXTRV_L = (0x11 << 6) | OPC_DEXTR_W_DSP,
788 OPC_DEXTRV_R_L = (0x15 << 6) | OPC_DEXTR_W_DSP,
789 OPC_DEXTRV_RS_L = (0x17 << 6) | OPC_DEXTR_W_DSP,
790 OPC_DEXTRV_S_H = (0x0F << 6) | OPC_DEXTR_W_DSP,
791 OPC_DEXTRV_W = (0x01 << 6) | OPC_DEXTR_W_DSP,
792 OPC_DEXTRV_R_W = (0x05 << 6) | OPC_DEXTR_W_DSP,
793 OPC_DEXTRV_RS_W = (0x07 << 6) | OPC_DEXTR_W_DSP,
794 OPC_DSHILOV = (0x1B << 6) | OPC_DEXTR_W_DSP,
795 };
796
797 #define MASK_DINSV(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
798 enum {
799 /* DSP Bit/Manipulation Sub-class */
800 OPC_DINSV = (0x00 << 6) | OPC_DINSV_DSP,
801 };
802
803 #define MASK_DPAQ_W_QH(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
804 enum {
805 /* MIPS DSP Multiply Sub-class insns */
806 OPC_DMADD = (0x19 << 6) | OPC_DPAQ_W_QH_DSP,
807 OPC_DMADDU = (0x1D << 6) | OPC_DPAQ_W_QH_DSP,
808 OPC_DMSUB = (0x1B << 6) | OPC_DPAQ_W_QH_DSP,
809 OPC_DMSUBU = (0x1F << 6) | OPC_DPAQ_W_QH_DSP,
810 OPC_DPA_W_QH = (0x00 << 6) | OPC_DPAQ_W_QH_DSP,
811 OPC_DPAQ_S_W_QH = (0x04 << 6) | OPC_DPAQ_W_QH_DSP,
812 OPC_DPAQ_SA_L_PW = (0x0C << 6) | OPC_DPAQ_W_QH_DSP,
813 OPC_DPAU_H_OBL = (0x03 << 6) | OPC_DPAQ_W_QH_DSP,
814 OPC_DPAU_H_OBR = (0x07 << 6) | OPC_DPAQ_W_QH_DSP,
815 OPC_DPS_W_QH = (0x01 << 6) | OPC_DPAQ_W_QH_DSP,
816 OPC_DPSQ_S_W_QH = (0x05 << 6) | OPC_DPAQ_W_QH_DSP,
817 OPC_DPSQ_SA_L_PW = (0x0D << 6) | OPC_DPAQ_W_QH_DSP,
818 OPC_DPSU_H_OBL = (0x0B << 6) | OPC_DPAQ_W_QH_DSP,
819 OPC_DPSU_H_OBR = (0x0F << 6) | OPC_DPAQ_W_QH_DSP,
820 OPC_MAQ_S_L_PWL = (0x1C << 6) | OPC_DPAQ_W_QH_DSP,
821 OPC_MAQ_S_L_PWR = (0x1E << 6) | OPC_DPAQ_W_QH_DSP,
822 OPC_MAQ_S_W_QHLL = (0x14 << 6) | OPC_DPAQ_W_QH_DSP,
823 OPC_MAQ_SA_W_QHLL = (0x10 << 6) | OPC_DPAQ_W_QH_DSP,
824 OPC_MAQ_S_W_QHLR = (0x15 << 6) | OPC_DPAQ_W_QH_DSP,
825 OPC_MAQ_SA_W_QHLR = (0x11 << 6) | OPC_DPAQ_W_QH_DSP,
826 OPC_MAQ_S_W_QHRL = (0x16 << 6) | OPC_DPAQ_W_QH_DSP,
827 OPC_MAQ_SA_W_QHRL = (0x12 << 6) | OPC_DPAQ_W_QH_DSP,
828 OPC_MAQ_S_W_QHRR = (0x17 << 6) | OPC_DPAQ_W_QH_DSP,
829 OPC_MAQ_SA_W_QHRR = (0x13 << 6) | OPC_DPAQ_W_QH_DSP,
830 OPC_MULSAQ_S_L_PW = (0x0E << 6) | OPC_DPAQ_W_QH_DSP,
831 OPC_MULSAQ_S_W_QH = (0x06 << 6) | OPC_DPAQ_W_QH_DSP,
832 };
833
834 #define MASK_SHLL_OB(op) (MASK_SPECIAL3(op) | (op & (0x1F << 6)))
835 enum {
836 /* MIPS DSP GPR-Based Shift Sub-class */
837 OPC_SHLL_PW = (0x10 << 6) | OPC_SHLL_OB_DSP,
838 OPC_SHLL_S_PW = (0x14 << 6) | OPC_SHLL_OB_DSP,
839 OPC_SHLLV_OB = (0x02 << 6) | OPC_SHLL_OB_DSP,
840 OPC_SHLLV_PW = (0x12 << 6) | OPC_SHLL_OB_DSP,
841 OPC_SHLLV_S_PW = (0x16 << 6) | OPC_SHLL_OB_DSP,
842 OPC_SHLLV_QH = (0x0A << 6) | OPC_SHLL_OB_DSP,
843 OPC_SHLLV_S_QH = (0x0E << 6) | OPC_SHLL_OB_DSP,
844 OPC_SHRA_PW = (0x11 << 6) | OPC_SHLL_OB_DSP,
845 OPC_SHRA_R_PW = (0x15 << 6) | OPC_SHLL_OB_DSP,
846 OPC_SHRAV_OB = (0x06 << 6) | OPC_SHLL_OB_DSP,
847 OPC_SHRAV_R_OB = (0x07 << 6) | OPC_SHLL_OB_DSP,
848 OPC_SHRAV_PW = (0x13 << 6) | OPC_SHLL_OB_DSP,
849 OPC_SHRAV_R_PW = (0x17 << 6) | OPC_SHLL_OB_DSP,
850 OPC_SHRAV_QH = (0x0B << 6) | OPC_SHLL_OB_DSP,
851 OPC_SHRAV_R_QH = (0x0F << 6) | OPC_SHLL_OB_DSP,
852 OPC_SHRLV_OB = (0x03 << 6) | OPC_SHLL_OB_DSP,
853 OPC_SHRLV_QH = (0x1B << 6) | OPC_SHLL_OB_DSP,
854 OPC_SHLL_OB = (0x00 << 6) | OPC_SHLL_OB_DSP,
855 OPC_SHLL_QH = (0x08 << 6) | OPC_SHLL_OB_DSP,
856 OPC_SHLL_S_QH = (0x0C << 6) | OPC_SHLL_OB_DSP,
857 OPC_SHRA_OB = (0x04 << 6) | OPC_SHLL_OB_DSP,
858 OPC_SHRA_R_OB = (0x05 << 6) | OPC_SHLL_OB_DSP,
859 OPC_SHRA_QH = (0x09 << 6) | OPC_SHLL_OB_DSP,
860 OPC_SHRA_R_QH = (0x0D << 6) | OPC_SHLL_OB_DSP,
861 OPC_SHRL_OB = (0x01 << 6) | OPC_SHLL_OB_DSP,
862 OPC_SHRL_QH = (0x19 << 6) | OPC_SHLL_OB_DSP,
863 };
864
865 /* Coprocessor 0 (rs field) */
866 #define MASK_CP0(op) MASK_OP_MAJOR(op) | (op & (0x1F << 21))
867
868 enum {
869 OPC_MFC0 = (0x00 << 21) | OPC_CP0,
870 OPC_DMFC0 = (0x01 << 21) | OPC_CP0,
871 OPC_MFHC0 = (0x02 << 21) | OPC_CP0,
872 OPC_MTC0 = (0x04 << 21) | OPC_CP0,
873 OPC_DMTC0 = (0x05 << 21) | OPC_CP0,
874 OPC_MTHC0 = (0x06 << 21) | OPC_CP0,
875 OPC_MFTR = (0x08 << 21) | OPC_CP0,
876 OPC_RDPGPR = (0x0A << 21) | OPC_CP0,
877 OPC_MFMC0 = (0x0B << 21) | OPC_CP0,
878 OPC_MTTR = (0x0C << 21) | OPC_CP0,
879 OPC_WRPGPR = (0x0E << 21) | OPC_CP0,
880 OPC_C0 = (0x10 << 21) | OPC_CP0,
881 OPC_C0_FIRST = (0x10 << 21) | OPC_CP0,
882 OPC_C0_LAST = (0x1F << 21) | OPC_CP0,
883 };
884
885 /* MFMC0 opcodes */
886 #define MASK_MFMC0(op) MASK_CP0(op) | (op & 0xFFFF)
887
888 enum {
889 OPC_DMT = 0x01 | (0 << 5) | (0x0F << 6) | (0x01 << 11) | OPC_MFMC0,
890 OPC_EMT = 0x01 | (1 << 5) | (0x0F << 6) | (0x01 << 11) | OPC_MFMC0,
891 OPC_DVPE = 0x01 | (0 << 5) | OPC_MFMC0,
892 OPC_EVPE = 0x01 | (1 << 5) | OPC_MFMC0,
893 OPC_DI = (0 << 5) | (0x0C << 11) | OPC_MFMC0,
894 OPC_EI = (1 << 5) | (0x0C << 11) | OPC_MFMC0,
895 };
896
897 /* Coprocessor 0 (with rs == C0) */
898 #define MASK_C0(op) MASK_CP0(op) | (op & 0x3F)
899
900 enum {
901 OPC_TLBR = 0x01 | OPC_C0,
902 OPC_TLBWI = 0x02 | OPC_C0,
903 OPC_TLBINV = 0x03 | OPC_C0,
904 OPC_TLBINVF = 0x04 | OPC_C0,
905 OPC_TLBWR = 0x06 | OPC_C0,
906 OPC_TLBP = 0x08 | OPC_C0,
907 OPC_RFE = 0x10 | OPC_C0,
908 OPC_ERET = 0x18 | OPC_C0,
909 OPC_DERET = 0x1F | OPC_C0,
910 OPC_WAIT = 0x20 | OPC_C0,
911 };
912
913 /* Coprocessor 1 (rs field) */
914 #define MASK_CP1(op) MASK_OP_MAJOR(op) | (op & (0x1F << 21))
915
916 /* Values for the fmt field in FP instructions */
917 enum {
918 /* 0 - 15 are reserved */
919 FMT_S = 16, /* single fp */
920 FMT_D = 17, /* double fp */
921 FMT_E = 18, /* extended fp */
922 FMT_Q = 19, /* quad fp */
923 FMT_W = 20, /* 32-bit fixed */
924 FMT_L = 21, /* 64-bit fixed */
925 FMT_PS = 22, /* paired single fp */
926 /* 23 - 31 are reserved */
927 };
928
929 enum {
930 OPC_MFC1 = (0x00 << 21) | OPC_CP1,
931 OPC_DMFC1 = (0x01 << 21) | OPC_CP1,
932 OPC_CFC1 = (0x02 << 21) | OPC_CP1,
933 OPC_MFHC1 = (0x03 << 21) | OPC_CP1,
934 OPC_MTC1 = (0x04 << 21) | OPC_CP1,
935 OPC_DMTC1 = (0x05 << 21) | OPC_CP1,
936 OPC_CTC1 = (0x06 << 21) | OPC_CP1,
937 OPC_MTHC1 = (0x07 << 21) | OPC_CP1,
938 OPC_BC1 = (0x08 << 21) | OPC_CP1, /* bc */
939 OPC_BC1ANY2 = (0x09 << 21) | OPC_CP1,
940 OPC_BC1ANY4 = (0x0A << 21) | OPC_CP1,
941 OPC_BZ_V = (0x0B << 21) | OPC_CP1,
942 OPC_BNZ_V = (0x0F << 21) | OPC_CP1,
943 OPC_S_FMT = (FMT_S << 21) | OPC_CP1,
944 OPC_D_FMT = (FMT_D << 21) | OPC_CP1,
945 OPC_E_FMT = (FMT_E << 21) | OPC_CP1,
946 OPC_Q_FMT = (FMT_Q << 21) | OPC_CP1,
947 OPC_W_FMT = (FMT_W << 21) | OPC_CP1,
948 OPC_L_FMT = (FMT_L << 21) | OPC_CP1,
949 OPC_PS_FMT = (FMT_PS << 21) | OPC_CP1,
950 OPC_BC1EQZ = (0x09 << 21) | OPC_CP1,
951 OPC_BC1NEZ = (0x0D << 21) | OPC_CP1,
952 OPC_BZ_B = (0x18 << 21) | OPC_CP1,
953 OPC_BZ_H = (0x19 << 21) | OPC_CP1,
954 OPC_BZ_W = (0x1A << 21) | OPC_CP1,
955 OPC_BZ_D = (0x1B << 21) | OPC_CP1,
956 OPC_BNZ_B = (0x1C << 21) | OPC_CP1,
957 OPC_BNZ_H = (0x1D << 21) | OPC_CP1,
958 OPC_BNZ_W = (0x1E << 21) | OPC_CP1,
959 OPC_BNZ_D = (0x1F << 21) | OPC_CP1,
960 };
961
962 #define MASK_CP1_FUNC(op) MASK_CP1(op) | (op & 0x3F)
963 #define MASK_BC1(op) MASK_CP1(op) | (op & (0x3 << 16))
964
965 enum {
966 OPC_BC1F = (0x00 << 16) | OPC_BC1,
967 OPC_BC1T = (0x01 << 16) | OPC_BC1,
968 OPC_BC1FL = (0x02 << 16) | OPC_BC1,
969 OPC_BC1TL = (0x03 << 16) | OPC_BC1,
970 };
971
972 enum {
973 OPC_BC1FANY2 = (0x00 << 16) | OPC_BC1ANY2,
974 OPC_BC1TANY2 = (0x01 << 16) | OPC_BC1ANY2,
975 };
976
977 enum {
978 OPC_BC1FANY4 = (0x00 << 16) | OPC_BC1ANY4,
979 OPC_BC1TANY4 = (0x01 << 16) | OPC_BC1ANY4,
980 };
981
982 #define MASK_CP2(op) MASK_OP_MAJOR(op) | (op & (0x1F << 21))
983
984 enum {
985 OPC_MFC2 = (0x00 << 21) | OPC_CP2,
986 OPC_DMFC2 = (0x01 << 21) | OPC_CP2,
987 OPC_CFC2 = (0x02 << 21) | OPC_CP2,
988 OPC_MFHC2 = (0x03 << 21) | OPC_CP2,
989 OPC_MTC2 = (0x04 << 21) | OPC_CP2,
990 OPC_DMTC2 = (0x05 << 21) | OPC_CP2,
991 OPC_CTC2 = (0x06 << 21) | OPC_CP2,
992 OPC_MTHC2 = (0x07 << 21) | OPC_CP2,
993 OPC_BC2 = (0x08 << 21) | OPC_CP2,
994 OPC_BC2EQZ = (0x09 << 21) | OPC_CP2,
995 OPC_BC2NEZ = (0x0D << 21) | OPC_CP2,
996 };
997
998 #define MASK_LMI(op) (MASK_OP_MAJOR(op) | (op & (0x1F << 21)) | (op & 0x1F))
999
1000 enum {
1001 OPC_PADDSH = (24 << 21) | (0x00) | OPC_CP2,
1002 OPC_PADDUSH = (25 << 21) | (0x00) | OPC_CP2,
1003 OPC_PADDH = (26 << 21) | (0x00) | OPC_CP2,
1004 OPC_PADDW = (27 << 21) | (0x00) | OPC_CP2,
1005 OPC_PADDSB = (28 << 21) | (0x00) | OPC_CP2,
1006 OPC_PADDUSB = (29 << 21) | (0x00) | OPC_CP2,
1007 OPC_PADDB = (30 << 21) | (0x00) | OPC_CP2,
1008 OPC_PADDD = (31 << 21) | (0x00) | OPC_CP2,
1009
1010 OPC_PSUBSH = (24 << 21) | (0x01) | OPC_CP2,
1011 OPC_PSUBUSH = (25 << 21) | (0x01) | OPC_CP2,
1012 OPC_PSUBH = (26 << 21) | (0x01) | OPC_CP2,
1013 OPC_PSUBW = (27 << 21) | (0x01) | OPC_CP2,
1014 OPC_PSUBSB = (28 << 21) | (0x01) | OPC_CP2,
1015 OPC_PSUBUSB = (29 << 21) | (0x01) | OPC_CP2,
1016 OPC_PSUBB = (30 << 21) | (0x01) | OPC_CP2,
1017 OPC_PSUBD = (31 << 21) | (0x01) | OPC_CP2,
1018
1019 OPC_PSHUFH = (24 << 21) | (0x02) | OPC_CP2,
1020 OPC_PACKSSWH = (25 << 21) | (0x02) | OPC_CP2,
1021 OPC_PACKSSHB = (26 << 21) | (0x02) | OPC_CP2,
1022 OPC_PACKUSHB = (27 << 21) | (0x02) | OPC_CP2,
1023 OPC_XOR_CP2 = (28 << 21) | (0x02) | OPC_CP2,
1024 OPC_NOR_CP2 = (29 << 21) | (0x02) | OPC_CP2,
1025 OPC_AND_CP2 = (30 << 21) | (0x02) | OPC_CP2,
1026 OPC_PANDN = (31 << 21) | (0x02) | OPC_CP2,
1027
1028 OPC_PUNPCKLHW = (24 << 21) | (0x03) | OPC_CP2,
1029 OPC_PUNPCKHHW = (25 << 21) | (0x03) | OPC_CP2,
1030 OPC_PUNPCKLBH = (26 << 21) | (0x03) | OPC_CP2,
1031 OPC_PUNPCKHBH = (27 << 21) | (0x03) | OPC_CP2,
1032 OPC_PINSRH_0 = (28 << 21) | (0x03) | OPC_CP2,
1033 OPC_PINSRH_1 = (29 << 21) | (0x03) | OPC_CP2,
1034 OPC_PINSRH_2 = (30 << 21) | (0x03) | OPC_CP2,
1035 OPC_PINSRH_3 = (31 << 21) | (0x03) | OPC_CP2,
1036
1037 OPC_PAVGH = (24 << 21) | (0x08) | OPC_CP2,
1038 OPC_PAVGB = (25 << 21) | (0x08) | OPC_CP2,
1039 OPC_PMAXSH = (26 << 21) | (0x08) | OPC_CP2,
1040 OPC_PMINSH = (27 << 21) | (0x08) | OPC_CP2,
1041 OPC_PMAXUB = (28 << 21) | (0x08) | OPC_CP2,
1042 OPC_PMINUB = (29 << 21) | (0x08) | OPC_CP2,
1043
1044 OPC_PCMPEQW = (24 << 21) | (0x09) | OPC_CP2,
1045 OPC_PCMPGTW = (25 << 21) | (0x09) | OPC_CP2,
1046 OPC_PCMPEQH = (26 << 21) | (0x09) | OPC_CP2,
1047 OPC_PCMPGTH = (27 << 21) | (0x09) | OPC_CP2,
1048 OPC_PCMPEQB = (28 << 21) | (0x09) | OPC_CP2,
1049 OPC_PCMPGTB = (29 << 21) | (0x09) | OPC_CP2,
1050
1051 OPC_PSLLW = (24 << 21) | (0x0A) | OPC_CP2,
1052 OPC_PSLLH = (25 << 21) | (0x0A) | OPC_CP2,
1053 OPC_PMULLH = (26 << 21) | (0x0A) | OPC_CP2,
1054 OPC_PMULHH = (27 << 21) | (0x0A) | OPC_CP2,
1055 OPC_PMULUW = (28 << 21) | (0x0A) | OPC_CP2,
1056 OPC_PMULHUH = (29 << 21) | (0x0A) | OPC_CP2,
1057
1058 OPC_PSRLW = (24 << 21) | (0x0B) | OPC_CP2,
1059 OPC_PSRLH = (25 << 21) | (0x0B) | OPC_CP2,
1060 OPC_PSRAW = (26 << 21) | (0x0B) | OPC_CP2,
1061 OPC_PSRAH = (27 << 21) | (0x0B) | OPC_CP2,
1062 OPC_PUNPCKLWD = (28 << 21) | (0x0B) | OPC_CP2,
1063 OPC_PUNPCKHWD = (29 << 21) | (0x0B) | OPC_CP2,
1064
1065 OPC_ADDU_CP2 = (24 << 21) | (0x0C) | OPC_CP2,
1066 OPC_OR_CP2 = (25 << 21) | (0x0C) | OPC_CP2,
1067 OPC_ADD_CP2 = (26 << 21) | (0x0C) | OPC_CP2,
1068 OPC_DADD_CP2 = (27 << 21) | (0x0C) | OPC_CP2,
1069 OPC_SEQU_CP2 = (28 << 21) | (0x0C) | OPC_CP2,
1070 OPC_SEQ_CP2 = (29 << 21) | (0x0C) | OPC_CP2,
1071
1072 OPC_SUBU_CP2 = (24 << 21) | (0x0D) | OPC_CP2,
1073 OPC_PASUBUB = (25 << 21) | (0x0D) | OPC_CP2,
1074 OPC_SUB_CP2 = (26 << 21) | (0x0D) | OPC_CP2,
1075 OPC_DSUB_CP2 = (27 << 21) | (0x0D) | OPC_CP2,
1076 OPC_SLTU_CP2 = (28 << 21) | (0x0D) | OPC_CP2,
1077 OPC_SLT_CP2 = (29 << 21) | (0x0D) | OPC_CP2,
1078
1079 OPC_SLL_CP2 = (24 << 21) | (0x0E) | OPC_CP2,
1080 OPC_DSLL_CP2 = (25 << 21) | (0x0E) | OPC_CP2,
1081 OPC_PEXTRH = (26 << 21) | (0x0E) | OPC_CP2,
1082 OPC_PMADDHW = (27 << 21) | (0x0E) | OPC_CP2,
1083 OPC_SLEU_CP2 = (28 << 21) | (0x0E) | OPC_CP2,
1084 OPC_SLE_CP2 = (29 << 21) | (0x0E) | OPC_CP2,
1085
1086 OPC_SRL_CP2 = (24 << 21) | (0x0F) | OPC_CP2,
1087 OPC_DSRL_CP2 = (25 << 21) | (0x0F) | OPC_CP2,
1088 OPC_SRA_CP2 = (26 << 21) | (0x0F) | OPC_CP2,
1089 OPC_DSRA_CP2 = (27 << 21) | (0x0F) | OPC_CP2,
1090 OPC_BIADD = (28 << 21) | (0x0F) | OPC_CP2,
1091 OPC_PMOVMSKB = (29 << 21) | (0x0F) | OPC_CP2,
1092 };
1093
1094
1095 #define MASK_CP3(op) MASK_OP_MAJOR(op) | (op & 0x3F)
1096
1097 enum {
1098 OPC_LWXC1 = 0x00 | OPC_CP3,
1099 OPC_LDXC1 = 0x01 | OPC_CP3,
1100 OPC_LUXC1 = 0x05 | OPC_CP3,
1101 OPC_SWXC1 = 0x08 | OPC_CP3,
1102 OPC_SDXC1 = 0x09 | OPC_CP3,
1103 OPC_SUXC1 = 0x0D | OPC_CP3,
1104 OPC_PREFX = 0x0F | OPC_CP3,
1105 OPC_ALNV_PS = 0x1E | OPC_CP3,
1106 OPC_MADD_S = 0x20 | OPC_CP3,
1107 OPC_MADD_D = 0x21 | OPC_CP3,
1108 OPC_MADD_PS = 0x26 | OPC_CP3,
1109 OPC_MSUB_S = 0x28 | OPC_CP3,
1110 OPC_MSUB_D = 0x29 | OPC_CP3,
1111 OPC_MSUB_PS = 0x2E | OPC_CP3,
1112 OPC_NMADD_S = 0x30 | OPC_CP3,
1113 OPC_NMADD_D = 0x31 | OPC_CP3,
1114 OPC_NMADD_PS= 0x36 | OPC_CP3,
1115 OPC_NMSUB_S = 0x38 | OPC_CP3,
1116 OPC_NMSUB_D = 0x39 | OPC_CP3,
1117 OPC_NMSUB_PS= 0x3E | OPC_CP3,
1118 };
1119
1120 /* MSA Opcodes */
1121 #define MASK_MSA_MINOR(op) (MASK_OP_MAJOR(op) | (op & 0x3F))
1122 enum {
1123 OPC_MSA_I8_00 = 0x00 | OPC_MSA,
1124 OPC_MSA_I8_01 = 0x01 | OPC_MSA,
1125 OPC_MSA_I8_02 = 0x02 | OPC_MSA,
1126 OPC_MSA_I5_06 = 0x06 | OPC_MSA,
1127 OPC_MSA_I5_07 = 0x07 | OPC_MSA,
1128 OPC_MSA_BIT_09 = 0x09 | OPC_MSA,
1129 OPC_MSA_BIT_0A = 0x0A | OPC_MSA,
1130 OPC_MSA_3R_0D = 0x0D | OPC_MSA,
1131 OPC_MSA_3R_0E = 0x0E | OPC_MSA,
1132 OPC_MSA_3R_0F = 0x0F | OPC_MSA,
1133 OPC_MSA_3R_10 = 0x10 | OPC_MSA,
1134 OPC_MSA_3R_11 = 0x11 | OPC_MSA,
1135 OPC_MSA_3R_12 = 0x12 | OPC_MSA,
1136 OPC_MSA_3R_13 = 0x13 | OPC_MSA,
1137 OPC_MSA_3R_14 = 0x14 | OPC_MSA,
1138 OPC_MSA_3R_15 = 0x15 | OPC_MSA,
1139 OPC_MSA_ELM = 0x19 | OPC_MSA,
1140 OPC_MSA_3RF_1A = 0x1A | OPC_MSA,
1141 OPC_MSA_3RF_1B = 0x1B | OPC_MSA,
1142 OPC_MSA_3RF_1C = 0x1C | OPC_MSA,
1143 OPC_MSA_VEC = 0x1E | OPC_MSA,
1144
1145 /* MI10 instruction */
1146 OPC_LD_B = (0x20) | OPC_MSA,
1147 OPC_LD_H = (0x21) | OPC_MSA,
1148 OPC_LD_W = (0x22) | OPC_MSA,
1149 OPC_LD_D = (0x23) | OPC_MSA,
1150 OPC_ST_B = (0x24) | OPC_MSA,
1151 OPC_ST_H = (0x25) | OPC_MSA,
1152 OPC_ST_W = (0x26) | OPC_MSA,
1153 OPC_ST_D = (0x27) | OPC_MSA,
1154 };
1155
1156 enum {
1157 /* I5 instruction df(bits 22..21) = _b, _h, _w, _d */
1158 OPC_ADDVI_df = (0x0 << 23) | OPC_MSA_I5_06,
1159 OPC_CEQI_df = (0x0 << 23) | OPC_MSA_I5_07,
1160 OPC_SUBVI_df = (0x1 << 23) | OPC_MSA_I5_06,
1161 OPC_MAXI_S_df = (0x2 << 23) | OPC_MSA_I5_06,
1162 OPC_CLTI_S_df = (0x2 << 23) | OPC_MSA_I5_07,
1163 OPC_MAXI_U_df = (0x3 << 23) | OPC_MSA_I5_06,
1164 OPC_CLTI_U_df = (0x3 << 23) | OPC_MSA_I5_07,
1165 OPC_MINI_S_df = (0x4 << 23) | OPC_MSA_I5_06,
1166 OPC_CLEI_S_df = (0x4 << 23) | OPC_MSA_I5_07,
1167 OPC_MINI_U_df = (0x5 << 23) | OPC_MSA_I5_06,
1168 OPC_CLEI_U_df = (0x5 << 23) | OPC_MSA_I5_07,
1169 OPC_LDI_df = (0x6 << 23) | OPC_MSA_I5_07,
1170
1171 /* I8 instruction */
1172 OPC_ANDI_B = (0x0 << 24) | OPC_MSA_I8_00,
1173 OPC_BMNZI_B = (0x0 << 24) | OPC_MSA_I8_01,
1174 OPC_SHF_B = (0x0 << 24) | OPC_MSA_I8_02,
1175 OPC_ORI_B = (0x1 << 24) | OPC_MSA_I8_00,
1176 OPC_BMZI_B = (0x1 << 24) | OPC_MSA_I8_01,
1177 OPC_SHF_H = (0x1 << 24) | OPC_MSA_I8_02,
1178 OPC_NORI_B = (0x2 << 24) | OPC_MSA_I8_00,
1179 OPC_BSELI_B = (0x2 << 24) | OPC_MSA_I8_01,
1180 OPC_SHF_W = (0x2 << 24) | OPC_MSA_I8_02,
1181 OPC_XORI_B = (0x3 << 24) | OPC_MSA_I8_00,
1182
1183 /* VEC/2R/2RF instruction */
1184 OPC_AND_V = (0x00 << 21) | OPC_MSA_VEC,
1185 OPC_OR_V = (0x01 << 21) | OPC_MSA_VEC,
1186 OPC_NOR_V = (0x02 << 21) | OPC_MSA_VEC,
1187 OPC_XOR_V = (0x03 << 21) | OPC_MSA_VEC,
1188 OPC_BMNZ_V = (0x04 << 21) | OPC_MSA_VEC,
1189 OPC_BMZ_V = (0x05 << 21) | OPC_MSA_VEC,
1190 OPC_BSEL_V = (0x06 << 21) | OPC_MSA_VEC,
1191
1192 OPC_MSA_2R = (0x18 << 21) | OPC_MSA_VEC,
1193 OPC_MSA_2RF = (0x19 << 21) | OPC_MSA_VEC,
1194
1195 /* 2R instruction df(bits 17..16) = _b, _h, _w, _d */
1196 OPC_FILL_df = (0x00 << 18) | OPC_MSA_2R,
1197 OPC_PCNT_df = (0x01 << 18) | OPC_MSA_2R,
1198 OPC_NLOC_df = (0x02 << 18) | OPC_MSA_2R,
1199 OPC_NLZC_df = (0x03 << 18) | OPC_MSA_2R,
1200
1201 /* 2RF instruction df(bit 16) = _w, _d */
1202 OPC_FCLASS_df = (0x00 << 17) | OPC_MSA_2RF,
1203 OPC_FTRUNC_S_df = (0x01 << 17) | OPC_MSA_2RF,
1204 OPC_FTRUNC_U_df = (0x02 << 17) | OPC_MSA_2RF,
1205 OPC_FSQRT_df = (0x03 << 17) | OPC_MSA_2RF,
1206 OPC_FRSQRT_df = (0x04 << 17) | OPC_MSA_2RF,
1207 OPC_FRCP_df = (0x05 << 17) | OPC_MSA_2RF,
1208 OPC_FRINT_df = (0x06 << 17) | OPC_MSA_2RF,
1209 OPC_FLOG2_df = (0x07 << 17) | OPC_MSA_2RF,
1210 OPC_FEXUPL_df = (0x08 << 17) | OPC_MSA_2RF,
1211 OPC_FEXUPR_df = (0x09 << 17) | OPC_MSA_2RF,
1212 OPC_FFQL_df = (0x0A << 17) | OPC_MSA_2RF,
1213 OPC_FFQR_df = (0x0B << 17) | OPC_MSA_2RF,
1214 OPC_FTINT_S_df = (0x0C << 17) | OPC_MSA_2RF,
1215 OPC_FTINT_U_df = (0x0D << 17) | OPC_MSA_2RF,
1216 OPC_FFINT_S_df = (0x0E << 17) | OPC_MSA_2RF,
1217 OPC_FFINT_U_df = (0x0F << 17) | OPC_MSA_2RF,
1218
1219 /* 3R instruction df(bits 22..21) = _b, _h, _w, d */
1220 OPC_SLL_df = (0x0 << 23) | OPC_MSA_3R_0D,
1221 OPC_ADDV_df = (0x0 << 23) | OPC_MSA_3R_0E,
1222 OPC_CEQ_df = (0x0 << 23) | OPC_MSA_3R_0F,
1223 OPC_ADD_A_df = (0x0 << 23) | OPC_MSA_3R_10,
1224 OPC_SUBS_S_df = (0x0 << 23) | OPC_MSA_3R_11,
1225 OPC_MULV_df = (0x0 << 23) | OPC_MSA_3R_12,
1226 OPC_DOTP_S_df = (0x0 << 23) | OPC_MSA_3R_13,
1227 OPC_SLD_df = (0x0 << 23) | OPC_MSA_3R_14,
1228 OPC_VSHF_df = (0x0 << 23) | OPC_MSA_3R_15,
1229 OPC_SRA_df = (0x1 << 23) | OPC_MSA_3R_0D,
1230 OPC_SUBV_df = (0x1 << 23) | OPC_MSA_3R_0E,
1231 OPC_ADDS_A_df = (0x1 << 23) | OPC_MSA_3R_10,
1232 OPC_SUBS_U_df = (0x1 << 23) | OPC_MSA_3R_11,
1233 OPC_MADDV_df = (0x1 << 23) | OPC_MSA_3R_12,
1234 OPC_DOTP_U_df = (0x1 << 23) | OPC_MSA_3R_13,
1235 OPC_SPLAT_df = (0x1 << 23) | OPC_MSA_3R_14,
1236 OPC_SRAR_df = (0x1 << 23) | OPC_MSA_3R_15,
1237 OPC_SRL_df = (0x2 << 23) | OPC_MSA_3R_0D,
1238 OPC_MAX_S_df = (0x2 << 23) | OPC_MSA_3R_0E,
1239 OPC_CLT_S_df = (0x2 << 23) | OPC_MSA_3R_0F,
1240 OPC_ADDS_S_df = (0x2 << 23) | OPC_MSA_3R_10,
1241 OPC_SUBSUS_U_df = (0x2 << 23) | OPC_MSA_3R_11,
1242 OPC_MSUBV_df = (0x2 << 23) | OPC_MSA_3R_12,
1243 OPC_DPADD_S_df = (0x2 << 23) | OPC_MSA_3R_13,
1244 OPC_PCKEV_df = (0x2 << 23) | OPC_MSA_3R_14,
1245 OPC_SRLR_df = (0x2 << 23) | OPC_MSA_3R_15,
1246 OPC_BCLR_df = (0x3 << 23) | OPC_MSA_3R_0D,
1247 OPC_MAX_U_df = (0x3 << 23) | OPC_MSA_3R_0E,
1248 OPC_CLT_U_df = (0x3 << 23) | OPC_MSA_3R_0F,
1249 OPC_ADDS_U_df = (0x3 << 23) | OPC_MSA_3R_10,
1250 OPC_SUBSUU_S_df = (0x3 << 23) | OPC_MSA_3R_11,
1251 OPC_DPADD_U_df = (0x3 << 23) | OPC_MSA_3R_13,
1252 OPC_PCKOD_df = (0x3 << 23) | OPC_MSA_3R_14,
1253 OPC_BSET_df = (0x4 << 23) | OPC_MSA_3R_0D,
1254 OPC_MIN_S_df = (0x4 << 23) | OPC_MSA_3R_0E,
1255 OPC_CLE_S_df = (0x4 << 23) | OPC_MSA_3R_0F,
1256 OPC_AVE_S_df = (0x4 << 23) | OPC_MSA_3R_10,
1257 OPC_ASUB_S_df = (0x4 << 23) | OPC_MSA_3R_11,
1258 OPC_DIV_S_df = (0x4 << 23) | OPC_MSA_3R_12,
1259 OPC_DPSUB_S_df = (0x4 << 23) | OPC_MSA_3R_13,
1260 OPC_ILVL_df = (0x4 << 23) | OPC_MSA_3R_14,
1261 OPC_HADD_S_df = (0x4 << 23) | OPC_MSA_3R_15,
1262 OPC_BNEG_df = (0x5 << 23) | OPC_MSA_3R_0D,
1263 OPC_MIN_U_df = (0x5 << 23) | OPC_MSA_3R_0E,
1264 OPC_CLE_U_df = (0x5 << 23) | OPC_MSA_3R_0F,
1265 OPC_AVE_U_df = (0x5 << 23) | OPC_MSA_3R_10,
1266 OPC_ASUB_U_df = (0x5 << 23) | OPC_MSA_3R_11,
1267 OPC_DIV_U_df = (0x5 << 23) | OPC_MSA_3R_12,
1268 OPC_DPSUB_U_df = (0x5 << 23) | OPC_MSA_3R_13,
1269 OPC_ILVR_df = (0x5 << 23) | OPC_MSA_3R_14,
1270 OPC_HADD_U_df = (0x5 << 23) | OPC_MSA_3R_15,
1271 OPC_BINSL_df = (0x6 << 23) | OPC_MSA_3R_0D,
1272 OPC_MAX_A_df = (0x6 << 23) | OPC_MSA_3R_0E,
1273 OPC_AVER_S_df = (0x6 << 23) | OPC_MSA_3R_10,
1274 OPC_MOD_S_df = (0x6 << 23) | OPC_MSA_3R_12,
1275 OPC_ILVEV_df = (0x6 << 23) | OPC_MSA_3R_14,
1276 OPC_HSUB_S_df = (0x6 << 23) | OPC_MSA_3R_15,
1277 OPC_BINSR_df = (0x7 << 23) | OPC_MSA_3R_0D,
1278 OPC_MIN_A_df = (0x7 << 23) | OPC_MSA_3R_0E,
1279 OPC_AVER_U_df = (0x7 << 23) | OPC_MSA_3R_10,
1280 OPC_MOD_U_df = (0x7 << 23) | OPC_MSA_3R_12,
1281 OPC_ILVOD_df = (0x7 << 23) | OPC_MSA_3R_14,
1282 OPC_HSUB_U_df = (0x7 << 23) | OPC_MSA_3R_15,
1283
1284 /* ELM instructions df(bits 21..16) = _b, _h, _w, _d */
1285 OPC_SLDI_df = (0x0 << 22) | (0x00 << 16) | OPC_MSA_ELM,
1286 OPC_CTCMSA = (0x0 << 22) | (0x3E << 16) | OPC_MSA_ELM,
1287 OPC_SPLATI_df = (0x1 << 22) | (0x00 << 16) | OPC_MSA_ELM,
1288 OPC_CFCMSA = (0x1 << 22) | (0x3E << 16) | OPC_MSA_ELM,
1289 OPC_COPY_S_df = (0x2 << 22) | (0x00 << 16) | OPC_MSA_ELM,
1290 OPC_MOVE_V = (0x2 << 22) | (0x3E << 16) | OPC_MSA_ELM,
1291 OPC_COPY_U_df = (0x3 << 22) | (0x00 << 16) | OPC_MSA_ELM,
1292 OPC_INSERT_df = (0x4 << 22) | (0x00 << 16) | OPC_MSA_ELM,
1293 OPC_INSVE_df = (0x5 << 22) | (0x00 << 16) | OPC_MSA_ELM,
1294
1295 /* 3RF instruction _df(bit 21) = _w, _d */
1296 OPC_FCAF_df = (0x0 << 22) | OPC_MSA_3RF_1A,
1297 OPC_FADD_df = (0x0 << 22) | OPC_MSA_3RF_1B,
1298 OPC_FCUN_df = (0x1 << 22) | OPC_MSA_3RF_1A,
1299 OPC_FSUB_df = (0x1 << 22) | OPC_MSA_3RF_1B,
1300 OPC_FCOR_df = (0x1 << 22) | OPC_MSA_3RF_1C,
1301 OPC_FCEQ_df = (0x2 << 22) | OPC_MSA_3RF_1A,
1302 OPC_FMUL_df = (0x2 << 22) | OPC_MSA_3RF_1B,
1303 OPC_FCUNE_df = (0x2 << 22) | OPC_MSA_3RF_1C,
1304 OPC_FCUEQ_df = (0x3 << 22) | OPC_MSA_3RF_1A,
1305 OPC_FDIV_df = (0x3 << 22) | OPC_MSA_3RF_1B,
1306 OPC_FCNE_df = (0x3 << 22) | OPC_MSA_3RF_1C,
1307 OPC_FCLT_df = (0x4 << 22) | OPC_MSA_3RF_1A,
1308 OPC_FMADD_df = (0x4 << 22) | OPC_MSA_3RF_1B,
1309 OPC_MUL_Q_df = (0x4 << 22) | OPC_MSA_3RF_1C,
1310 OPC_FCULT_df = (0x5 << 22) | OPC_MSA_3RF_1A,
1311 OPC_FMSUB_df = (0x5 << 22) | OPC_MSA_3RF_1B,
1312 OPC_MADD_Q_df = (0x5 << 22) | OPC_MSA_3RF_1C,
1313 OPC_FCLE_df = (0x6 << 22) | OPC_MSA_3RF_1A,
1314 OPC_MSUB_Q_df = (0x6 << 22) | OPC_MSA_3RF_1C,
1315 OPC_FCULE_df = (0x7 << 22) | OPC_MSA_3RF_1A,
1316 OPC_FEXP2_df = (0x7 << 22) | OPC_MSA_3RF_1B,
1317 OPC_FSAF_df = (0x8 << 22) | OPC_MSA_3RF_1A,
1318 OPC_FEXDO_df = (0x8 << 22) | OPC_MSA_3RF_1B,
1319 OPC_FSUN_df = (0x9 << 22) | OPC_MSA_3RF_1A,
1320 OPC_FSOR_df = (0x9 << 22) | OPC_MSA_3RF_1C,
1321 OPC_FSEQ_df = (0xA << 22) | OPC_MSA_3RF_1A,
1322 OPC_FTQ_df = (0xA << 22) | OPC_MSA_3RF_1B,
1323 OPC_FSUNE_df = (0xA << 22) | OPC_MSA_3RF_1C,
1324 OPC_FSUEQ_df = (0xB << 22) | OPC_MSA_3RF_1A,
1325 OPC_FSNE_df = (0xB << 22) | OPC_MSA_3RF_1C,
1326 OPC_FSLT_df = (0xC << 22) | OPC_MSA_3RF_1A,
1327 OPC_FMIN_df = (0xC << 22) | OPC_MSA_3RF_1B,
1328 OPC_MULR_Q_df = (0xC << 22) | OPC_MSA_3RF_1C,
1329 OPC_FSULT_df = (0xD << 22) | OPC_MSA_3RF_1A,
1330 OPC_FMIN_A_df = (0xD << 22) | OPC_MSA_3RF_1B,
1331 OPC_MADDR_Q_df = (0xD << 22) | OPC_MSA_3RF_1C,
1332 OPC_FSLE_df = (0xE << 22) | OPC_MSA_3RF_1A,
1333 OPC_FMAX_df = (0xE << 22) | OPC_MSA_3RF_1B,
1334 OPC_MSUBR_Q_df = (0xE << 22) | OPC_MSA_3RF_1C,
1335 OPC_FSULE_df = (0xF << 22) | OPC_MSA_3RF_1A,
1336 OPC_FMAX_A_df = (0xF << 22) | OPC_MSA_3RF_1B,
1337
1338 /* BIT instruction df(bits 22..16) = _B _H _W _D */
1339 OPC_SLLI_df = (0x0 << 23) | OPC_MSA_BIT_09,
1340 OPC_SAT_S_df = (0x0 << 23) | OPC_MSA_BIT_0A,
1341 OPC_SRAI_df = (0x1 << 23) | OPC_MSA_BIT_09,
1342 OPC_SAT_U_df = (0x1 << 23) | OPC_MSA_BIT_0A,
1343 OPC_SRLI_df = (0x2 << 23) | OPC_MSA_BIT_09,
1344 OPC_SRARI_df = (0x2 << 23) | OPC_MSA_BIT_0A,
1345 OPC_BCLRI_df = (0x3 << 23) | OPC_MSA_BIT_09,
1346 OPC_SRLRI_df = (0x3 << 23) | OPC_MSA_BIT_0A,
1347 OPC_BSETI_df = (0x4 << 23) | OPC_MSA_BIT_09,
1348 OPC_BNEGI_df = (0x5 << 23) | OPC_MSA_BIT_09,
1349 OPC_BINSLI_df = (0x6 << 23) | OPC_MSA_BIT_09,
1350 OPC_BINSRI_df = (0x7 << 23) | OPC_MSA_BIT_09,
1351 };
1352
1353 /* global register indices */
1354 static TCGv_ptr cpu_env;
1355 static TCGv cpu_gpr[32], cpu_PC;
1356 static TCGv cpu_HI[MIPS_DSP_ACC], cpu_LO[MIPS_DSP_ACC];
1357 static TCGv cpu_dspctrl, btarget, bcond;
1358 static TCGv_i32 hflags;
1359 static TCGv_i32 fpu_fcr0, fpu_fcr31;
1360 static TCGv_i64 fpu_f64[32];
1361 static TCGv_i64 msa_wr_d[64];
1362
1363 #include "exec/gen-icount.h"
1364
1365 #define gen_helper_0e0i(name, arg) do { \
1366 TCGv_i32 helper_tmp = tcg_const_i32(arg); \
1367 gen_helper_##name(cpu_env, helper_tmp); \
1368 tcg_temp_free_i32(helper_tmp); \
1369 } while(0)
1370
1371 #define gen_helper_0e1i(name, arg1, arg2) do { \
1372 TCGv_i32 helper_tmp = tcg_const_i32(arg2); \
1373 gen_helper_##name(cpu_env, arg1, helper_tmp); \
1374 tcg_temp_free_i32(helper_tmp); \
1375 } while(0)
1376
1377 #define gen_helper_1e0i(name, ret, arg1) do { \
1378 TCGv_i32 helper_tmp = tcg_const_i32(arg1); \
1379 gen_helper_##name(ret, cpu_env, helper_tmp); \
1380 tcg_temp_free_i32(helper_tmp); \
1381 } while(0)
1382
1383 #define gen_helper_1e1i(name, ret, arg1, arg2) do { \
1384 TCGv_i32 helper_tmp = tcg_const_i32(arg2); \
1385 gen_helper_##name(ret, cpu_env, arg1, helper_tmp); \
1386 tcg_temp_free_i32(helper_tmp); \
1387 } while(0)
1388
1389 #define gen_helper_0e2i(name, arg1, arg2, arg3) do { \
1390 TCGv_i32 helper_tmp = tcg_const_i32(arg3); \
1391 gen_helper_##name(cpu_env, arg1, arg2, helper_tmp); \
1392 tcg_temp_free_i32(helper_tmp); \
1393 } while(0)
1394
1395 #define gen_helper_1e2i(name, ret, arg1, arg2, arg3) do { \
1396 TCGv_i32 helper_tmp = tcg_const_i32(arg3); \
1397 gen_helper_##name(ret, cpu_env, arg1, arg2, helper_tmp); \
1398 tcg_temp_free_i32(helper_tmp); \
1399 } while(0)
1400
1401 #define gen_helper_0e3i(name, arg1, arg2, arg3, arg4) do { \
1402 TCGv_i32 helper_tmp = tcg_const_i32(arg4); \
1403 gen_helper_##name(cpu_env, arg1, arg2, arg3, helper_tmp); \
1404 tcg_temp_free_i32(helper_tmp); \
1405 } while(0)
1406
1407 typedef struct DisasContext {
1408 struct TranslationBlock *tb;
1409 target_ulong pc, saved_pc;
1410 uint32_t opcode;
1411 int singlestep_enabled;
1412 int insn_flags;
1413 int32_t CP0_Config1;
1414 /* Routine used to access memory */
1415 int mem_idx;
1416 TCGMemOp default_tcg_memop_mask;
1417 uint32_t hflags, saved_hflags;
1418 int bstate;
1419 target_ulong btarget;
1420 bool ulri;
1421 int kscrexist;
1422 bool rxi;
1423 int ie;
1424 bool bi;
1425 bool bp;
1426 uint64_t PAMask;
1427 bool mvh;
1428 int CP0_LLAddr_shift;
1429 bool ps;
1430 } DisasContext;
1431
1432 enum {
1433 BS_NONE = 0, /* We go out of the TB without reaching a branch or an
1434 * exception condition */
1435 BS_STOP = 1, /* We want to stop translation for any reason */
1436 BS_BRANCH = 2, /* We reached a branch condition */
1437 BS_EXCP = 3, /* We reached an exception condition */
1438 };
1439
1440 static const char * const regnames[] = {
1441 "r0", "at", "v0", "v1", "a0", "a1", "a2", "a3",
1442 "t0", "t1", "t2", "t3", "t4", "t5", "t6", "t7",
1443 "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7",
1444 "t8", "t9", "k0", "k1", "gp", "sp", "s8", "ra",
1445 };
1446
1447 static const char * const regnames_HI[] = {
1448 "HI0", "HI1", "HI2", "HI3",
1449 };
1450
1451 static const char * const regnames_LO[] = {
1452 "LO0", "LO1", "LO2", "LO3",
1453 };
1454
1455 static const char * const fregnames[] = {
1456 "f0", "f1", "f2", "f3", "f4", "f5", "f6", "f7",
1457 "f8", "f9", "f10", "f11", "f12", "f13", "f14", "f15",
1458 "f16", "f17", "f18", "f19", "f20", "f21", "f22", "f23",
1459 "f24", "f25", "f26", "f27", "f28", "f29", "f30", "f31",
1460 };
1461
1462 static const char * const msaregnames[] = {
1463 "w0.d0", "w0.d1", "w1.d0", "w1.d1",
1464 "w2.d0", "w2.d1", "w3.d0", "w3.d1",
1465 "w4.d0", "w4.d1", "w5.d0", "w5.d1",
1466 "w6.d0", "w6.d1", "w7.d0", "w7.d1",
1467 "w8.d0", "w8.d1", "w9.d0", "w9.d1",
1468 "w10.d0", "w10.d1", "w11.d0", "w11.d1",
1469 "w12.d0", "w12.d1", "w13.d0", "w13.d1",
1470 "w14.d0", "w14.d1", "w15.d0", "w15.d1",
1471 "w16.d0", "w16.d1", "w17.d0", "w17.d1",
1472 "w18.d0", "w18.d1", "w19.d0", "w19.d1",
1473 "w20.d0", "w20.d1", "w21.d0", "w21.d1",
1474 "w22.d0", "w22.d1", "w23.d0", "w23.d1",
1475 "w24.d0", "w24.d1", "w25.d0", "w25.d1",
1476 "w26.d0", "w26.d1", "w27.d0", "w27.d1",
1477 "w28.d0", "w28.d1", "w29.d0", "w29.d1",
1478 "w30.d0", "w30.d1", "w31.d0", "w31.d1",
1479 };
1480
1481 #define LOG_DISAS(...) \
1482 do { \
1483 if (MIPS_DEBUG_DISAS) { \
1484 qemu_log_mask(CPU_LOG_TB_IN_ASM, ## __VA_ARGS__); \
1485 } \
1486 } while (0)
1487
1488 #define MIPS_INVAL(op) \
1489 do { \
1490 if (MIPS_DEBUG_DISAS) { \
1491 qemu_log_mask(CPU_LOG_TB_IN_ASM, \
1492 TARGET_FMT_lx ": %08x Invalid %s %03x %03x %03x\n", \
1493 ctx->pc, ctx->opcode, op, ctx->opcode >> 26, \
1494 ctx->opcode & 0x3F, ((ctx->opcode >> 16) & 0x1F)); \
1495 } \
1496 } while (0)
1497
1498 /* General purpose registers moves. */
1499 static inline void gen_load_gpr (TCGv t, int reg)
1500 {
1501 if (reg == 0)
1502 tcg_gen_movi_tl(t, 0);
1503 else
1504 tcg_gen_mov_tl(t, cpu_gpr[reg]);
1505 }
1506
1507 static inline void gen_store_gpr (TCGv t, int reg)
1508 {
1509 if (reg != 0)
1510 tcg_gen_mov_tl(cpu_gpr[reg], t);
1511 }
1512
1513 /* Moves to/from shadow registers. */
1514 static inline void gen_load_srsgpr (int from, int to)
1515 {
1516 TCGv t0 = tcg_temp_new();
1517
1518 if (from == 0)
1519 tcg_gen_movi_tl(t0, 0);
1520 else {
1521 TCGv_i32 t2 = tcg_temp_new_i32();
1522 TCGv_ptr addr = tcg_temp_new_ptr();
1523
1524 tcg_gen_ld_i32(t2, cpu_env, offsetof(CPUMIPSState, CP0_SRSCtl));
1525 tcg_gen_shri_i32(t2, t2, CP0SRSCtl_PSS);
1526 tcg_gen_andi_i32(t2, t2, 0xf);
1527 tcg_gen_muli_i32(t2, t2, sizeof(target_ulong) * 32);
1528 tcg_gen_ext_i32_ptr(addr, t2);
1529 tcg_gen_add_ptr(addr, cpu_env, addr);
1530
1531 tcg_gen_ld_tl(t0, addr, sizeof(target_ulong) * from);
1532 tcg_temp_free_ptr(addr);
1533 tcg_temp_free_i32(t2);
1534 }
1535 gen_store_gpr(t0, to);
1536 tcg_temp_free(t0);
1537 }
1538
1539 static inline void gen_store_srsgpr (int from, int to)
1540 {
1541 if (to != 0) {
1542 TCGv t0 = tcg_temp_new();
1543 TCGv_i32 t2 = tcg_temp_new_i32();
1544 TCGv_ptr addr = tcg_temp_new_ptr();
1545
1546 gen_load_gpr(t0, from);
1547 tcg_gen_ld_i32(t2, cpu_env, offsetof(CPUMIPSState, CP0_SRSCtl));
1548 tcg_gen_shri_i32(t2, t2, CP0SRSCtl_PSS);
1549 tcg_gen_andi_i32(t2, t2, 0xf);
1550 tcg_gen_muli_i32(t2, t2, sizeof(target_ulong) * 32);
1551 tcg_gen_ext_i32_ptr(addr, t2);
1552 tcg_gen_add_ptr(addr, cpu_env, addr);
1553
1554 tcg_gen_st_tl(t0, addr, sizeof(target_ulong) * to);
1555 tcg_temp_free_ptr(addr);
1556 tcg_temp_free_i32(t2);
1557 tcg_temp_free(t0);
1558 }
1559 }
1560
1561 /* Tests */
1562 static inline void gen_save_pc(target_ulong pc)
1563 {
1564 tcg_gen_movi_tl(cpu_PC, pc);
1565 }
1566
1567 static inline void save_cpu_state(DisasContext *ctx, int do_save_pc)
1568 {
1569 LOG_DISAS("hflags %08x saved %08x\n", ctx->hflags, ctx->saved_hflags);
1570 if (do_save_pc && ctx->pc != ctx->saved_pc) {
1571 gen_save_pc(ctx->pc);
1572 ctx->saved_pc = ctx->pc;
1573 }
1574 if (ctx->hflags != ctx->saved_hflags) {
1575 tcg_gen_movi_i32(hflags, ctx->hflags);
1576 ctx->saved_hflags = ctx->hflags;
1577 switch (ctx->hflags & MIPS_HFLAG_BMASK_BASE) {
1578 case MIPS_HFLAG_BR:
1579 break;
1580 case MIPS_HFLAG_BC:
1581 case MIPS_HFLAG_BL:
1582 case MIPS_HFLAG_B:
1583 tcg_gen_movi_tl(btarget, ctx->btarget);
1584 break;
1585 }
1586 }
1587 }
1588
1589 static inline void restore_cpu_state(CPUMIPSState *env, DisasContext *ctx)
1590 {
1591 ctx->saved_hflags = ctx->hflags;
1592 switch (ctx->hflags & MIPS_HFLAG_BMASK_BASE) {
1593 case MIPS_HFLAG_BR:
1594 break;
1595 case MIPS_HFLAG_BC:
1596 case MIPS_HFLAG_BL:
1597 case MIPS_HFLAG_B:
1598 ctx->btarget = env->btarget;
1599 break;
1600 }
1601 }
1602
1603 static inline void generate_exception_err(DisasContext *ctx, int excp, int err)
1604 {
1605 TCGv_i32 texcp = tcg_const_i32(excp);
1606 TCGv_i32 terr = tcg_const_i32(err);
1607 save_cpu_state(ctx, 1);
1608 gen_helper_raise_exception_err(cpu_env, texcp, terr);
1609 tcg_temp_free_i32(terr);
1610 tcg_temp_free_i32(texcp);
1611 ctx->bstate = BS_EXCP;
1612 }
1613
1614 static inline void generate_exception(DisasContext *ctx, int excp)
1615 {
1616 gen_helper_0e0i(raise_exception, excp);
1617 }
1618
1619 static inline void generate_exception_end(DisasContext *ctx, int excp)
1620 {
1621 generate_exception_err(ctx, excp, 0);
1622 }
1623
1624 /* Floating point register moves. */
1625 static void gen_load_fpr32(DisasContext *ctx, TCGv_i32 t, int reg)
1626 {
1627 if (ctx->hflags & MIPS_HFLAG_FRE) {
1628 generate_exception(ctx, EXCP_RI);
1629 }
1630 tcg_gen_extrl_i64_i32(t, fpu_f64[reg]);
1631 }
1632
1633 static void gen_store_fpr32(DisasContext *ctx, TCGv_i32 t, int reg)
1634 {
1635 TCGv_i64 t64;
1636 if (ctx->hflags & MIPS_HFLAG_FRE) {
1637 generate_exception(ctx, EXCP_RI);
1638 }
1639 t64 = tcg_temp_new_i64();
1640 tcg_gen_extu_i32_i64(t64, t);
1641 tcg_gen_deposit_i64(fpu_f64[reg], fpu_f64[reg], t64, 0, 32);
1642 tcg_temp_free_i64(t64);
1643 }
1644
1645 static void gen_load_fpr32h(DisasContext *ctx, TCGv_i32 t, int reg)
1646 {
1647 if (ctx->hflags & MIPS_HFLAG_F64) {
1648 tcg_gen_extrh_i64_i32(t, fpu_f64[reg]);
1649 } else {
1650 gen_load_fpr32(ctx, t, reg | 1);
1651 }
1652 }
1653
1654 static void gen_store_fpr32h(DisasContext *ctx, TCGv_i32 t, int reg)
1655 {
1656 if (ctx->hflags & MIPS_HFLAG_F64) {
1657 TCGv_i64 t64 = tcg_temp_new_i64();
1658 tcg_gen_extu_i32_i64(t64, t);
1659 tcg_gen_deposit_i64(fpu_f64[reg], fpu_f64[reg], t64, 32, 32);
1660 tcg_temp_free_i64(t64);
1661 } else {
1662 gen_store_fpr32(ctx, t, reg | 1);
1663 }
1664 }
1665
1666 static void gen_load_fpr64(DisasContext *ctx, TCGv_i64 t, int reg)
1667 {
1668 if (ctx->hflags & MIPS_HFLAG_F64) {
1669 tcg_gen_mov_i64(t, fpu_f64[reg]);
1670 } else {
1671 tcg_gen_concat32_i64(t, fpu_f64[reg & ~1], fpu_f64[reg | 1]);
1672 }
1673 }
1674
1675 static void gen_store_fpr64(DisasContext *ctx, TCGv_i64 t, int reg)
1676 {
1677 if (ctx->hflags & MIPS_HFLAG_F64) {
1678 tcg_gen_mov_i64(fpu_f64[reg], t);
1679 } else {
1680 TCGv_i64 t0;
1681 tcg_gen_deposit_i64(fpu_f64[reg & ~1], fpu_f64[reg & ~1], t, 0, 32);
1682 t0 = tcg_temp_new_i64();
1683 tcg_gen_shri_i64(t0, t, 32);
1684 tcg_gen_deposit_i64(fpu_f64[reg | 1], fpu_f64[reg | 1], t0, 0, 32);
1685 tcg_temp_free_i64(t0);
1686 }
1687 }
1688
1689 static inline int get_fp_bit (int cc)
1690 {
1691 if (cc)
1692 return 24 + cc;
1693 else
1694 return 23;
1695 }
1696
1697 /* Addresses computation */
1698 static inline void gen_op_addr_add (DisasContext *ctx, TCGv ret, TCGv arg0, TCGv arg1)
1699 {
1700 tcg_gen_add_tl(ret, arg0, arg1);
1701
1702 #if defined(TARGET_MIPS64)
1703 if (ctx->hflags & MIPS_HFLAG_AWRAP) {
1704 tcg_gen_ext32s_i64(ret, ret);
1705 }
1706 #endif
1707 }
1708
1709 /* Addresses computation (translation time) */
1710 static target_long addr_add(DisasContext *ctx, target_long base,
1711 target_long offset)
1712 {
1713 target_long sum = base + offset;
1714
1715 #if defined(TARGET_MIPS64)
1716 if (ctx->hflags & MIPS_HFLAG_AWRAP) {
1717 sum = (int32_t)sum;
1718 }
1719 #endif
1720 return sum;
1721 }
1722
1723 /* Sign-extract the low 32-bits to a target_long. */
1724 static inline void gen_move_low32(TCGv ret, TCGv_i64 arg)
1725 {
1726 #if defined(TARGET_MIPS64)
1727 tcg_gen_ext32s_i64(ret, arg);
1728 #else
1729 tcg_gen_extrl_i64_i32(ret, arg);
1730 #endif
1731 }
1732
1733 /* Sign-extract the high 32-bits to a target_long. */
1734 static inline void gen_move_high32(TCGv ret, TCGv_i64 arg)
1735 {
1736 #if defined(TARGET_MIPS64)
1737 tcg_gen_sari_i64(ret, arg, 32);
1738 #else
1739 tcg_gen_extrh_i64_i32(ret, arg);
1740 #endif
1741 }
1742
1743 static inline void check_cp0_enabled(DisasContext *ctx)
1744 {
1745 if (unlikely(!(ctx->hflags & MIPS_HFLAG_CP0)))
1746 generate_exception_err(ctx, EXCP_CpU, 0);
1747 }
1748
1749 static inline void check_cp1_enabled(DisasContext *ctx)
1750 {
1751 if (unlikely(!(ctx->hflags & MIPS_HFLAG_FPU)))
1752 generate_exception_err(ctx, EXCP_CpU, 1);
1753 }
1754
1755 /* Verify that the processor is running with COP1X instructions enabled.
1756 This is associated with the nabla symbol in the MIPS32 and MIPS64
1757 opcode tables. */
1758
1759 static inline void check_cop1x(DisasContext *ctx)
1760 {
1761 if (unlikely(!(ctx->hflags & MIPS_HFLAG_COP1X)))
1762 generate_exception_end(ctx, EXCP_RI);
1763 }
1764
1765 /* Verify that the processor is running with 64-bit floating-point
1766 operations enabled. */
1767
1768 static inline void check_cp1_64bitmode(DisasContext *ctx)
1769 {
1770 if (unlikely(~ctx->hflags & (MIPS_HFLAG_F64 | MIPS_HFLAG_COP1X)))
1771 generate_exception_end(ctx, EXCP_RI);
1772 }
1773
1774 /*
1775 * Verify if floating point register is valid; an operation is not defined
1776 * if bit 0 of any register specification is set and the FR bit in the
1777 * Status register equals zero, since the register numbers specify an
1778 * even-odd pair of adjacent coprocessor general registers. When the FR bit
1779 * in the Status register equals one, both even and odd register numbers
1780 * are valid. This limitation exists only for 64 bit wide (d,l,ps) registers.
1781 *
1782 * Multiple 64 bit wide registers can be checked by calling
1783 * gen_op_cp1_registers(freg1 | freg2 | ... | fregN);
1784 */
1785 static inline void check_cp1_registers(DisasContext *ctx, int regs)
1786 {
1787 if (unlikely(!(ctx->hflags & MIPS_HFLAG_F64) && (regs & 1)))
1788 generate_exception_end(ctx, EXCP_RI);
1789 }
1790
1791 /* Verify that the processor is running with DSP instructions enabled.
1792 This is enabled by CP0 Status register MX(24) bit.
1793 */
1794
1795 static inline void check_dsp(DisasContext *ctx)
1796 {
1797 if (unlikely(!(ctx->hflags & MIPS_HFLAG_DSP))) {
1798 if (ctx->insn_flags & ASE_DSP) {
1799 generate_exception_end(ctx, EXCP_DSPDIS);
1800 } else {
1801 generate_exception_end(ctx, EXCP_RI);
1802 }
1803 }
1804 }
1805
1806 static inline void check_dspr2(DisasContext *ctx)
1807 {
1808 if (unlikely(!(ctx->hflags & MIPS_HFLAG_DSPR2))) {
1809 if (ctx->insn_flags & ASE_DSP) {
1810 generate_exception_end(ctx, EXCP_DSPDIS);
1811 } else {
1812 generate_exception_end(ctx, EXCP_RI);
1813 }
1814 }
1815 }
1816
1817 /* This code generates a "reserved instruction" exception if the
1818 CPU does not support the instruction set corresponding to flags. */
1819 static inline void check_insn(DisasContext *ctx, int flags)
1820 {
1821 if (unlikely(!(ctx->insn_flags & flags))) {
1822 generate_exception_end(ctx, EXCP_RI);
1823 }
1824 }
1825
1826 /* This code generates a "reserved instruction" exception if the
1827 CPU has corresponding flag set which indicates that the instruction
1828 has been removed. */
1829 static inline void check_insn_opc_removed(DisasContext *ctx, int flags)
1830 {
1831 if (unlikely(ctx->insn_flags & flags)) {
1832 generate_exception_end(ctx, EXCP_RI);
1833 }
1834 }
1835
1836 /* This code generates a "reserved instruction" exception if the
1837 CPU does not support 64-bit paired-single (PS) floating point data type */
1838 static inline void check_ps(DisasContext *ctx)
1839 {
1840 if (unlikely(!ctx->ps)) {
1841 generate_exception(ctx, EXCP_RI);
1842 }
1843 check_cp1_64bitmode(ctx);
1844 }
1845
1846 #ifdef TARGET_MIPS64
1847 /* This code generates a "reserved instruction" exception if 64-bit
1848 instructions are not enabled. */
1849 static inline void check_mips_64(DisasContext *ctx)
1850 {
1851 if (unlikely(!(ctx->hflags & MIPS_HFLAG_64)))
1852 generate_exception_end(ctx, EXCP_RI);
1853 }
1854 #endif
1855
1856 #ifndef CONFIG_USER_ONLY
1857 static inline void check_mvh(DisasContext *ctx)
1858 {
1859 if (unlikely(!ctx->mvh)) {
1860 generate_exception(ctx, EXCP_RI);
1861 }
1862 }
1863 #endif
1864
1865 /* Define small wrappers for gen_load_fpr* so that we have a uniform
1866 calling interface for 32 and 64-bit FPRs. No sense in changing
1867 all callers for gen_load_fpr32 when we need the CTX parameter for
1868 this one use. */
1869 #define gen_ldcmp_fpr32(ctx, x, y) gen_load_fpr32(ctx, x, y)
1870 #define gen_ldcmp_fpr64(ctx, x, y) gen_load_fpr64(ctx, x, y)
1871 #define FOP_CONDS(type, abs, fmt, ifmt, bits) \
1872 static inline void gen_cmp ## type ## _ ## fmt(DisasContext *ctx, int n, \
1873 int ft, int fs, int cc) \
1874 { \
1875 TCGv_i##bits fp0 = tcg_temp_new_i##bits (); \
1876 TCGv_i##bits fp1 = tcg_temp_new_i##bits (); \
1877 switch (ifmt) { \
1878 case FMT_PS: \
1879 check_ps(ctx); \
1880 break; \
1881 case FMT_D: \
1882 if (abs) { \
1883 check_cop1x(ctx); \
1884 } \
1885 check_cp1_registers(ctx, fs | ft); \
1886 break; \
1887 case FMT_S: \
1888 if (abs) { \
1889 check_cop1x(ctx); \
1890 } \
1891 break; \
1892 } \
1893 gen_ldcmp_fpr##bits (ctx, fp0, fs); \
1894 gen_ldcmp_fpr##bits (ctx, fp1, ft); \
1895 switch (n) { \
1896 case 0: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _f, fp0, fp1, cc); break;\
1897 case 1: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _un, fp0, fp1, cc); break;\
1898 case 2: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _eq, fp0, fp1, cc); break;\
1899 case 3: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _ueq, fp0, fp1, cc); break;\
1900 case 4: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _olt, fp0, fp1, cc); break;\
1901 case 5: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _ult, fp0, fp1, cc); break;\
1902 case 6: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _ole, fp0, fp1, cc); break;\
1903 case 7: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _ule, fp0, fp1, cc); break;\
1904 case 8: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _sf, fp0, fp1, cc); break;\
1905 case 9: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _ngle, fp0, fp1, cc); break;\
1906 case 10: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _seq, fp0, fp1, cc); break;\
1907 case 11: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _ngl, fp0, fp1, cc); break;\
1908 case 12: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _lt, fp0, fp1, cc); break;\
1909 case 13: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _nge, fp0, fp1, cc); break;\
1910 case 14: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _le, fp0, fp1, cc); break;\
1911 case 15: gen_helper_0e2i(cmp ## type ## _ ## fmt ## _ngt, fp0, fp1, cc); break;\
1912 default: abort(); \
1913 } \
1914 tcg_temp_free_i##bits (fp0); \
1915 tcg_temp_free_i##bits (fp1); \
1916 }
1917
1918 FOP_CONDS(, 0, d, FMT_D, 64)
1919 FOP_CONDS(abs, 1, d, FMT_D, 64)
1920 FOP_CONDS(, 0, s, FMT_S, 32)
1921 FOP_CONDS(abs, 1, s, FMT_S, 32)
1922 FOP_CONDS(, 0, ps, FMT_PS, 64)
1923 FOP_CONDS(abs, 1, ps, FMT_PS, 64)
1924 #undef FOP_CONDS
1925
1926 #define FOP_CONDNS(fmt, ifmt, bits, STORE) \
1927 static inline void gen_r6_cmp_ ## fmt(DisasContext * ctx, int n, \
1928 int ft, int fs, int fd) \
1929 { \
1930 TCGv_i ## bits fp0 = tcg_temp_new_i ## bits(); \
1931 TCGv_i ## bits fp1 = tcg_temp_new_i ## bits(); \
1932 if (ifmt == FMT_D) { \
1933 check_cp1_registers(ctx, fs | ft | fd); \
1934 } \
1935 gen_ldcmp_fpr ## bits(ctx, fp0, fs); \
1936 gen_ldcmp_fpr ## bits(ctx, fp1, ft); \
1937 switch (n) { \
1938 case 0: \
1939 gen_helper_r6_cmp_ ## fmt ## _af(fp0, cpu_env, fp0, fp1); \
1940 break; \
1941 case 1: \
1942 gen_helper_r6_cmp_ ## fmt ## _un(fp0, cpu_env, fp0, fp1); \
1943 break; \
1944 case 2: \
1945 gen_helper_r6_cmp_ ## fmt ## _eq(fp0, cpu_env, fp0, fp1); \
1946 break; \
1947 case 3: \
1948 gen_helper_r6_cmp_ ## fmt ## _ueq(fp0, cpu_env, fp0, fp1); \
1949 break; \
1950 case 4: \
1951 gen_helper_r6_cmp_ ## fmt ## _lt(fp0, cpu_env, fp0, fp1); \
1952 break; \
1953 case 5: \
1954 gen_helper_r6_cmp_ ## fmt ## _ult(fp0, cpu_env, fp0, fp1); \
1955 break; \
1956 case 6: \
1957 gen_helper_r6_cmp_ ## fmt ## _le(fp0, cpu_env, fp0, fp1); \
1958 break; \
1959 case 7: \
1960 gen_helper_r6_cmp_ ## fmt ## _ule(fp0, cpu_env, fp0, fp1); \
1961 break; \
1962 case 8: \
1963 gen_helper_r6_cmp_ ## fmt ## _saf(fp0, cpu_env, fp0, fp1); \
1964 break; \
1965 case 9: \
1966 gen_helper_r6_cmp_ ## fmt ## _sun(fp0, cpu_env, fp0, fp1); \
1967 break; \
1968 case 10: \
1969 gen_helper_r6_cmp_ ## fmt ## _seq(fp0, cpu_env, fp0, fp1); \
1970 break; \
1971 case 11: \
1972 gen_helper_r6_cmp_ ## fmt ## _sueq(fp0, cpu_env, fp0, fp1); \
1973 break; \
1974 case 12: \
1975 gen_helper_r6_cmp_ ## fmt ## _slt(fp0, cpu_env, fp0, fp1); \
1976 break; \
1977 case 13: \
1978 gen_helper_r6_cmp_ ## fmt ## _sult(fp0, cpu_env, fp0, fp1); \
1979 break; \
1980 case 14: \
1981 gen_helper_r6_cmp_ ## fmt ## _sle(fp0, cpu_env, fp0, fp1); \
1982 break; \
1983 case 15: \
1984 gen_helper_r6_cmp_ ## fmt ## _sule(fp0, cpu_env, fp0, fp1); \
1985 break; \
1986 case 17: \
1987 gen_helper_r6_cmp_ ## fmt ## _or(fp0, cpu_env, fp0, fp1); \
1988 break; \
1989 case 18: \
1990 gen_helper_r6_cmp_ ## fmt ## _une(fp0, cpu_env, fp0, fp1); \
1991 break; \
1992 case 19: \
1993 gen_helper_r6_cmp_ ## fmt ## _ne(fp0, cpu_env, fp0, fp1); \
1994 break; \
1995 case 25: \
1996 gen_helper_r6_cmp_ ## fmt ## _sor(fp0, cpu_env, fp0, fp1); \
1997 break; \
1998 case 26: \
1999 gen_helper_r6_cmp_ ## fmt ## _sune(fp0, cpu_env, fp0, fp1); \
2000 break; \
2001 case 27: \
2002 gen_helper_r6_cmp_ ## fmt ## _sne(fp0, cpu_env, fp0, fp1); \
2003 break; \
2004 default: \
2005 abort(); \
2006 } \
2007 STORE; \
2008 tcg_temp_free_i ## bits (fp0); \
2009 tcg_temp_free_i ## bits (fp1); \
2010 }
2011
2012 FOP_CONDNS(d, FMT_D, 64, gen_store_fpr64(ctx, fp0, fd))
2013 FOP_CONDNS(s, FMT_S, 32, gen_store_fpr32(ctx, fp0, fd))
2014 #undef FOP_CONDNS
2015 #undef gen_ldcmp_fpr32
2016 #undef gen_ldcmp_fpr64
2017
2018 /* load/store instructions. */
2019 #ifdef CONFIG_USER_ONLY
2020 #define OP_LD_ATOMIC(insn,fname) \
2021 static inline void op_ld_##insn(TCGv ret, TCGv arg1, DisasContext *ctx) \
2022 { \
2023 TCGv t0 = tcg_temp_new(); \
2024 tcg_gen_mov_tl(t0, arg1); \
2025 tcg_gen_qemu_##fname(ret, arg1, ctx->mem_idx); \
2026 tcg_gen_st_tl(t0, cpu_env, offsetof(CPUMIPSState, lladdr)); \
2027 tcg_gen_st_tl(ret, cpu_env, offsetof(CPUMIPSState, llval)); \
2028 tcg_temp_free(t0); \
2029 }
2030 #else
2031 #define OP_LD_ATOMIC(insn,fname) \
2032 static inline void op_ld_##insn(TCGv ret, TCGv arg1, DisasContext *ctx) \
2033 { \
2034 gen_helper_1e1i(insn, ret, arg1, ctx->mem_idx); \
2035 }
2036 #endif
2037 OP_LD_ATOMIC(ll,ld32s);
2038 #if defined(TARGET_MIPS64)
2039 OP_LD_ATOMIC(lld,ld64);
2040 #endif
2041 #undef OP_LD_ATOMIC
2042
2043 #ifdef CONFIG_USER_ONLY
2044 #define OP_ST_ATOMIC(insn,fname,ldname,almask) \
2045 static inline void op_st_##insn(TCGv arg1, TCGv arg2, int rt, DisasContext *ctx) \
2046 { \
2047 TCGv t0 = tcg_temp_new(); \
2048 TCGLabel *l1 = gen_new_label(); \
2049 TCGLabel *l2 = gen_new_label(); \
2050 \
2051 tcg_gen_andi_tl(t0, arg2, almask); \
2052 tcg_gen_brcondi_tl(TCG_COND_EQ, t0, 0, l1); \
2053 tcg_gen_st_tl(arg2, cpu_env, offsetof(CPUMIPSState, CP0_BadVAddr)); \
2054 generate_exception(ctx, EXCP_AdES); \
2055 gen_set_label(l1); \
2056 tcg_gen_ld_tl(t0, cpu_env, offsetof(CPUMIPSState, lladdr)); \
2057 tcg_gen_brcond_tl(TCG_COND_NE, arg2, t0, l2); \
2058 tcg_gen_movi_tl(t0, rt | ((almask << 3) & 0x20)); \
2059 tcg_gen_st_tl(t0, cpu_env, offsetof(CPUMIPSState, llreg)); \
2060 tcg_gen_st_tl(arg1, cpu_env, offsetof(CPUMIPSState, llnewval)); \
2061 generate_exception_end(ctx, EXCP_SC); \
2062 gen_set_label(l2); \
2063 tcg_gen_movi_tl(t0, 0); \
2064 gen_store_gpr(t0, rt); \
2065 tcg_temp_free(t0); \
2066 }
2067 #else
2068 #define OP_ST_ATOMIC(insn,fname,ldname,almask) \
2069 static inline void op_st_##insn(TCGv arg1, TCGv arg2, int rt, DisasContext *ctx) \
2070 { \
2071 TCGv t0 = tcg_temp_new(); \
2072 gen_helper_1e2i(insn, t0, arg1, arg2, ctx->mem_idx); \
2073 gen_store_gpr(t0, rt); \
2074 tcg_temp_free(t0); \
2075 }
2076 #endif
2077 OP_ST_ATOMIC(sc,st32,ld32s,0x3);
2078 #if defined(TARGET_MIPS64)
2079 OP_ST_ATOMIC(scd,st64,ld64,0x7);
2080 #endif
2081 #undef OP_ST_ATOMIC
2082
2083 static void gen_base_offset_addr (DisasContext *ctx, TCGv addr,
2084 int base, int16_t offset)
2085 {
2086 if (base == 0) {
2087 tcg_gen_movi_tl(addr, offset);
2088 } else if (offset == 0) {
2089 gen_load_gpr(addr, base);
2090 } else {
2091 tcg_gen_movi_tl(addr, offset);
2092 gen_op_addr_add(ctx, addr, cpu_gpr[base], addr);
2093 }
2094 }
2095
2096 static target_ulong pc_relative_pc (DisasContext *ctx)
2097 {
2098 target_ulong pc = ctx->pc;
2099
2100 if (ctx->hflags & MIPS_HFLAG_BMASK) {
2101 int branch_bytes = ctx->hflags & MIPS_HFLAG_BDS16 ? 2 : 4;
2102
2103 pc -= branch_bytes;
2104 }
2105
2106 pc &= ~(target_ulong)3;
2107 return pc;
2108 }
2109
2110 /* Load */
2111 static void gen_ld(DisasContext *ctx, uint32_t opc,
2112 int rt, int base, int16_t offset)
2113 {
2114 TCGv t0, t1, t2;
2115
2116 if (rt == 0 && ctx->insn_flags & (INSN_LOONGSON2E | INSN_LOONGSON2F)) {
2117 /* Loongson CPU uses a load to zero register for prefetch.
2118 We emulate it as a NOP. On other CPU we must perform the
2119 actual memory access. */
2120 return;
2121 }
2122
2123 t0 = tcg_temp_new();
2124 gen_base_offset_addr(ctx, t0, base, offset);
2125
2126 switch (opc) {
2127 #if defined(TARGET_MIPS64)
2128 case OPC_LWU:
2129 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TEUL |
2130 ctx->default_tcg_memop_mask);
2131 gen_store_gpr(t0, rt);
2132 break;
2133 case OPC_LD:
2134 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TEQ |
2135 ctx->default_tcg_memop_mask);
2136 gen_store_gpr(t0, rt);
2137 break;
2138 case OPC_LLD:
2139 case R6_OPC_LLD:
2140 op_ld_lld(t0, t0, ctx);
2141 gen_store_gpr(t0, rt);
2142 break;
2143 case OPC_LDL:
2144 t1 = tcg_temp_new();
2145 /* Do a byte access to possibly trigger a page
2146 fault with the unaligned address. */
2147 tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx, MO_UB);
2148 tcg_gen_andi_tl(t1, t0, 7);
2149 #ifndef TARGET_WORDS_BIGENDIAN
2150 tcg_gen_xori_tl(t1, t1, 7);
2151 #endif
2152 tcg_gen_shli_tl(t1, t1, 3);
2153 tcg_gen_andi_tl(t0, t0, ~7);
2154 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TEQ);
2155 tcg_gen_shl_tl(t0, t0, t1);
2156 t2 = tcg_const_tl(-1);
2157 tcg_gen_shl_tl(t2, t2, t1);
2158 gen_load_gpr(t1, rt);
2159 tcg_gen_andc_tl(t1, t1, t2);
2160 tcg_temp_free(t2);
2161 tcg_gen_or_tl(t0, t0, t1);
2162 tcg_temp_free(t1);
2163 gen_store_gpr(t0, rt);
2164 break;
2165 case OPC_LDR:
2166 t1 = tcg_temp_new();
2167 /* Do a byte access to possibly trigger a page
2168 fault with the unaligned address. */
2169 tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx, MO_UB);
2170 tcg_gen_andi_tl(t1, t0, 7);
2171 #ifdef TARGET_WORDS_BIGENDIAN
2172 tcg_gen_xori_tl(t1, t1, 7);
2173 #endif
2174 tcg_gen_shli_tl(t1, t1, 3);
2175 tcg_gen_andi_tl(t0, t0, ~7);
2176 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TEQ);
2177 tcg_gen_shr_tl(t0, t0, t1);
2178 tcg_gen_xori_tl(t1, t1, 63);
2179 t2 = tcg_const_tl(0xfffffffffffffffeull);
2180 tcg_gen_shl_tl(t2, t2, t1);
2181 gen_load_gpr(t1, rt);
2182 tcg_gen_and_tl(t1, t1, t2);
2183 tcg_temp_free(t2);
2184 tcg_gen_or_tl(t0, t0, t1);
2185 tcg_temp_free(t1);
2186 gen_store_gpr(t0, rt);
2187 break;
2188 case OPC_LDPC:
2189 t1 = tcg_const_tl(pc_relative_pc(ctx));
2190 gen_op_addr_add(ctx, t0, t0, t1);
2191 tcg_temp_free(t1);
2192 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TEQ);
2193 gen_store_gpr(t0, rt);
2194 break;
2195 #endif
2196 case OPC_LWPC:
2197 t1 = tcg_const_tl(pc_relative_pc(ctx));
2198 gen_op_addr_add(ctx, t0, t0, t1);
2199 tcg_temp_free(t1);
2200 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TESL);
2201 gen_store_gpr(t0, rt);
2202 break;
2203 case OPC_LW:
2204 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TESL |
2205 ctx->default_tcg_memop_mask);
2206 gen_store_gpr(t0, rt);
2207 break;
2208 case OPC_LH:
2209 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TESW |
2210 ctx->default_tcg_memop_mask);
2211 gen_store_gpr(t0, rt);
2212 break;
2213 case OPC_LHU:
2214 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TEUW |
2215 ctx->default_tcg_memop_mask);
2216 gen_store_gpr(t0, rt);
2217 break;
2218 case OPC_LB:
2219 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_SB);
2220 gen_store_gpr(t0, rt);
2221 break;
2222 case OPC_LBU:
2223 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_UB);
2224 gen_store_gpr(t0, rt);
2225 break;
2226 case OPC_LWL:
2227 t1 = tcg_temp_new();
2228 /* Do a byte access to possibly trigger a page
2229 fault with the unaligned address. */
2230 tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx, MO_UB);
2231 tcg_gen_andi_tl(t1, t0, 3);
2232 #ifndef TARGET_WORDS_BIGENDIAN
2233 tcg_gen_xori_tl(t1, t1, 3);
2234 #endif
2235 tcg_gen_shli_tl(t1, t1, 3);
2236 tcg_gen_andi_tl(t0, t0, ~3);
2237 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TEUL);
2238 tcg_gen_shl_tl(t0, t0, t1);
2239 t2 = tcg_const_tl(-1);
2240 tcg_gen_shl_tl(t2, t2, t1);
2241 gen_load_gpr(t1, rt);
2242 tcg_gen_andc_tl(t1, t1, t2);
2243 tcg_temp_free(t2);
2244 tcg_gen_or_tl(t0, t0, t1);
2245 tcg_temp_free(t1);
2246 tcg_gen_ext32s_tl(t0, t0);
2247 gen_store_gpr(t0, rt);
2248 break;
2249 case OPC_LWR:
2250 t1 = tcg_temp_new();
2251 /* Do a byte access to possibly trigger a page
2252 fault with the unaligned address. */
2253 tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx, MO_UB);
2254 tcg_gen_andi_tl(t1, t0, 3);
2255 #ifdef TARGET_WORDS_BIGENDIAN
2256 tcg_gen_xori_tl(t1, t1, 3);
2257 #endif
2258 tcg_gen_shli_tl(t1, t1, 3);
2259 tcg_gen_andi_tl(t0, t0, ~3);
2260 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TEUL);
2261 tcg_gen_shr_tl(t0, t0, t1);
2262 tcg_gen_xori_tl(t1, t1, 31);
2263 t2 = tcg_const_tl(0xfffffffeull);
2264 tcg_gen_shl_tl(t2, t2, t1);
2265 gen_load_gpr(t1, rt);
2266 tcg_gen_and_tl(t1, t1, t2);
2267 tcg_temp_free(t2);
2268 tcg_gen_or_tl(t0, t0, t1);
2269 tcg_temp_free(t1);
2270 tcg_gen_ext32s_tl(t0, t0);
2271 gen_store_gpr(t0, rt);
2272 break;
2273 case OPC_LL:
2274 case R6_OPC_LL:
2275 op_ld_ll(t0, t0, ctx);
2276 gen_store_gpr(t0, rt);
2277 break;
2278 }
2279 tcg_temp_free(t0);
2280 }
2281
2282 /* Store */
2283 static void gen_st (DisasContext *ctx, uint32_t opc, int rt,
2284 int base, int16_t offset)
2285 {
2286 TCGv t0 = tcg_temp_new();
2287 TCGv t1 = tcg_temp_new();
2288
2289 gen_base_offset_addr(ctx, t0, base, offset);
2290 gen_load_gpr(t1, rt);
2291 switch (opc) {
2292 #if defined(TARGET_MIPS64)
2293 case OPC_SD:
2294 tcg_gen_qemu_st_tl(t1, t0, ctx->mem_idx, MO_TEQ |
2295 ctx->default_tcg_memop_mask);
2296 break;
2297 case OPC_SDL:
2298 gen_helper_0e2i(sdl, t1, t0, ctx->mem_idx);
2299 break;
2300 case OPC_SDR:
2301 gen_helper_0e2i(sdr, t1, t0, ctx->mem_idx);
2302 break;
2303 #endif
2304 case OPC_SW:
2305 tcg_gen_qemu_st_tl(t1, t0, ctx->mem_idx, MO_TEUL |
2306 ctx->default_tcg_memop_mask);
2307 break;
2308 case OPC_SH:
2309 tcg_gen_qemu_st_tl(t1, t0, ctx->mem_idx, MO_TEUW |
2310 ctx->default_tcg_memop_mask);
2311 break;
2312 case OPC_SB:
2313 tcg_gen_qemu_st_tl(t1, t0, ctx->mem_idx, MO_8);
2314 break;
2315 case OPC_SWL:
2316 gen_helper_0e2i(swl, t1, t0, ctx->mem_idx);
2317 break;
2318 case OPC_SWR:
2319 gen_helper_0e2i(swr, t1, t0, ctx->mem_idx);
2320 break;
2321 }
2322 tcg_temp_free(t0);
2323 tcg_temp_free(t1);
2324 }
2325
2326
2327 /* Store conditional */
2328 static void gen_st_cond (DisasContext *ctx, uint32_t opc, int rt,
2329 int base, int16_t offset)
2330 {
2331 TCGv t0, t1;
2332
2333 #ifdef CONFIG_USER_ONLY
2334 t0 = tcg_temp_local_new();
2335 t1 = tcg_temp_local_new();
2336 #else
2337 t0 = tcg_temp_new();
2338 t1 = tcg_temp_new();
2339 #endif
2340 gen_base_offset_addr(ctx, t0, base, offset);
2341 gen_load_gpr(t1, rt);
2342 switch (opc) {
2343 #if defined(TARGET_MIPS64)
2344 case OPC_SCD:
2345 case R6_OPC_SCD:
2346 op_st_scd(t1, t0, rt, ctx);
2347 break;
2348 #endif
2349 case OPC_SC:
2350 case R6_OPC_SC:
2351 op_st_sc(t1, t0, rt, ctx);
2352 break;
2353 }
2354 tcg_temp_free(t1);
2355 tcg_temp_free(t0);
2356 }
2357
2358 /* Load and store */
2359 static void gen_flt_ldst (DisasContext *ctx, uint32_t opc, int ft,
2360 int base, int16_t offset)
2361 {
2362 TCGv t0 = tcg_temp_new();
2363
2364 gen_base_offset_addr(ctx, t0, base, offset);
2365 /* Don't do NOP if destination is zero: we must perform the actual
2366 memory access. */
2367 switch (opc) {
2368 case OPC_LWC1:
2369 {
2370 TCGv_i32 fp0 = tcg_temp_new_i32();
2371 tcg_gen_qemu_ld_i32(fp0, t0, ctx->mem_idx, MO_TESL |
2372 ctx->default_tcg_memop_mask);
2373 gen_store_fpr32(ctx, fp0, ft);
2374 tcg_temp_free_i32(fp0);
2375 }
2376 break;
2377 case OPC_SWC1:
2378 {
2379 TCGv_i32 fp0 = tcg_temp_new_i32();
2380 gen_load_fpr32(ctx, fp0, ft);
2381 tcg_gen_qemu_st_i32(fp0, t0, ctx->mem_idx, MO_TEUL |
2382 ctx->default_tcg_memop_mask);
2383 tcg_temp_free_i32(fp0);
2384 }
2385 break;
2386 case OPC_LDC1:
2387 {
2388 TCGv_i64 fp0 = tcg_temp_new_i64();
2389 tcg_gen_qemu_ld_i64(fp0, t0, ctx->mem_idx, MO_TEQ |
2390 ctx->default_tcg_memop_mask);
2391 gen_store_fpr64(ctx, fp0, ft);
2392 tcg_temp_free_i64(fp0);
2393 }
2394 break;
2395 case OPC_SDC1:
2396 {
2397 TCGv_i64 fp0 = tcg_temp_new_i64();
2398 gen_load_fpr64(ctx, fp0, ft);
2399 tcg_gen_qemu_st_i64(fp0, t0, ctx->mem_idx, MO_TEQ |
2400 ctx->default_tcg_memop_mask);
2401 tcg_temp_free_i64(fp0);
2402 }
2403 break;
2404 default:
2405 MIPS_INVAL("flt_ldst");
2406 generate_exception_end(ctx, EXCP_RI);
2407 goto out;
2408 }
2409 out:
2410 tcg_temp_free(t0);
2411 }
2412
2413 static void gen_cop1_ldst(DisasContext *ctx, uint32_t op, int rt,
2414 int rs, int16_t imm)
2415 {
2416 if (ctx->CP0_Config1 & (1 << CP0C1_FP)) {
2417 check_cp1_enabled(ctx);
2418 switch (op) {
2419 case OPC_LDC1:
2420 case OPC_SDC1:
2421 check_insn(ctx, ISA_MIPS2);
2422 /* Fallthrough */
2423 default:
2424 gen_flt_ldst(ctx, op, rt, rs, imm);
2425 }
2426 } else {
2427 generate_exception_err(ctx, EXCP_CpU, 1);
2428 }
2429 }
2430
2431 /* Arithmetic with immediate operand */
2432 static void gen_arith_imm(DisasContext *ctx, uint32_t opc,
2433 int rt, int rs, int16_t imm)
2434 {
2435 target_ulong uimm = (target_long)imm; /* Sign extend to 32/64 bits */
2436
2437 if (rt == 0 && opc != OPC_ADDI && opc != OPC_DADDI) {
2438 /* If no destination, treat it as a NOP.
2439 For addi, we must generate the overflow exception when needed. */
2440 return;
2441 }
2442 switch (opc) {
2443 case OPC_ADDI:
2444 {
2445 TCGv t0 = tcg_temp_local_new();
2446 TCGv t1 = tcg_temp_new();
2447 TCGv t2 = tcg_temp_new();
2448 TCGLabel *l1 = gen_new_label();
2449
2450 gen_load_gpr(t1, rs);
2451 tcg_gen_addi_tl(t0, t1, uimm);
2452 tcg_gen_ext32s_tl(t0, t0);
2453
2454 tcg_gen_xori_tl(t1, t1, ~uimm);
2455 tcg_gen_xori_tl(t2, t0, uimm);
2456 tcg_gen_and_tl(t1, t1, t2);
2457 tcg_temp_free(t2);
2458 tcg_gen_brcondi_tl(TCG_COND_GE, t1, 0, l1);
2459 tcg_temp_free(t1);
2460 /* operands of same sign, result different sign */
2461 generate_exception(ctx, EXCP_OVERFLOW);
2462 gen_set_label(l1);
2463 tcg_gen_ext32s_tl(t0, t0);
2464 gen_store_gpr(t0, rt);
2465 tcg_temp_free(t0);
2466 }
2467 break;
2468 case OPC_ADDIU:
2469 if (rs != 0) {
2470 tcg_gen_addi_tl(cpu_gpr[rt], cpu_gpr[rs], uimm);
2471 tcg_gen_ext32s_tl(cpu_gpr[rt], cpu_gpr[rt]);
2472 } else {
2473 tcg_gen_movi_tl(cpu_gpr[rt], uimm);
2474 }
2475 break;
2476 #if defined(TARGET_MIPS64)
2477 case OPC_DADDI:
2478 {
2479 TCGv t0 = tcg_temp_local_new();
2480 TCGv t1 = tcg_temp_new();
2481 TCGv t2 = tcg_temp_new();
2482 TCGLabel *l1 = gen_new_label();
2483
2484 gen_load_gpr(t1, rs);
2485 tcg_gen_addi_tl(t0, t1, uimm);
2486
2487 tcg_gen_xori_tl(t1, t1, ~uimm);
2488 tcg_gen_xori_tl(t2, t0, uimm);
2489 tcg_gen_and_tl(t1, t1, t2);
2490 tcg_temp_free(t2);
2491 tcg_gen_brcondi_tl(TCG_COND_GE, t1, 0, l1);
2492 tcg_temp_free(t1);
2493 /* operands of same sign, result different sign */
2494 generate_exception(ctx, EXCP_OVERFLOW);
2495 gen_set_label(l1);
2496 gen_store_gpr(t0, rt);
2497 tcg_temp_free(t0);
2498 }
2499 break;
2500 case OPC_DADDIU:
2501 if (rs != 0) {
2502 tcg_gen_addi_tl(cpu_gpr[rt], cpu_gpr[rs], uimm);
2503 } else {
2504 tcg_gen_movi_tl(cpu_gpr[rt], uimm);
2505 }
2506 break;
2507 #endif
2508 }
2509 }
2510
2511 /* Logic with immediate operand */
2512 static void gen_logic_imm(DisasContext *ctx, uint32_t opc,
2513 int rt, int rs, int16_t imm)
2514 {
2515 target_ulong uimm;
2516
2517 if (rt == 0) {
2518 /* If no destination, treat it as a NOP. */
2519 return;
2520 }
2521 uimm = (uint16_t)imm;
2522 switch (opc) {
2523 case OPC_ANDI:
2524 if (likely(rs != 0))
2525 tcg_gen_andi_tl(cpu_gpr[rt], cpu_gpr[rs], uimm);
2526 else
2527 tcg_gen_movi_tl(cpu_gpr[rt], 0);
2528 break;
2529 case OPC_ORI:
2530 if (rs != 0)
2531 tcg_gen_ori_tl(cpu_gpr[rt], cpu_gpr[rs], uimm);
2532 else
2533 tcg_gen_movi_tl(cpu_gpr[rt], uimm);
2534 break;
2535 case OPC_XORI:
2536 if (likely(rs != 0))
2537 tcg_gen_xori_tl(cpu_gpr[rt], cpu_gpr[rs], uimm);
2538 else
2539 tcg_gen_movi_tl(cpu_gpr[rt], uimm);
2540 break;
2541 case OPC_LUI:
2542 if (rs != 0 && (ctx->insn_flags & ISA_MIPS32R6)) {
2543 /* OPC_AUI */
2544 tcg_gen_addi_tl(cpu_gpr[rt], cpu_gpr[rs], imm << 16);
2545 tcg_gen_ext32s_tl(cpu_gpr[rt], cpu_gpr[rt]);
2546 } else {
2547 tcg_gen_movi_tl(cpu_gpr[rt], imm << 16);
2548 }
2549 break;
2550
2551 default:
2552 break;
2553 }
2554 }
2555
2556 /* Set on less than with immediate operand */
2557 static void gen_slt_imm(DisasContext *ctx, uint32_t opc,
2558 int rt, int rs, int16_t imm)
2559 {
2560 target_ulong uimm = (target_long)imm; /* Sign extend to 32/64 bits */
2561 TCGv t0;
2562
2563 if (rt == 0) {
2564 /* If no destination, treat it as a NOP. */
2565 return;
2566 }
2567 t0 = tcg_temp_new();
2568 gen_load_gpr(t0, rs);
2569 switch (opc) {
2570 case OPC_SLTI:
2571 tcg_gen_setcondi_tl(TCG_COND_LT, cpu_gpr[rt], t0, uimm);
2572 break;
2573 case OPC_SLTIU:
2574 tcg_gen_setcondi_tl(TCG_COND_LTU, cpu_gpr[rt], t0, uimm);
2575 break;
2576 }
2577 tcg_temp_free(t0);
2578 }
2579
2580 /* Shifts with immediate operand */
2581 static void gen_shift_imm(DisasContext *ctx, uint32_t opc,
2582 int rt, int rs, int16_t imm)
2583 {
2584 target_ulong uimm = ((uint16_t)imm) & 0x1f;
2585 TCGv t0;
2586
2587 if (rt == 0) {
2588 /* If no destination, treat it as a NOP. */
2589 return;
2590 }
2591
2592 t0 = tcg_temp_new();
2593 gen_load_gpr(t0, rs);
2594 switch (opc) {
2595 case OPC_SLL:
2596 tcg_gen_shli_tl(t0, t0, uimm);
2597 tcg_gen_ext32s_tl(cpu_gpr[rt], t0);
2598 break;
2599 case OPC_SRA:
2600 tcg_gen_sari_tl(cpu_gpr[rt], t0, uimm);
2601 break;
2602 case OPC_SRL:
2603 if (uimm != 0) {
2604 tcg_gen_ext32u_tl(t0, t0);
2605 tcg_gen_shri_tl(cpu_gpr[rt], t0, uimm);
2606 } else {
2607 tcg_gen_ext32s_tl(cpu_gpr[rt], t0);
2608 }
2609 break;
2610 case OPC_ROTR:
2611 if (uimm != 0) {
2612 TCGv_i32 t1 = tcg_temp_new_i32();
2613
2614 tcg_gen_trunc_tl_i32(t1, t0);
2615 tcg_gen_rotri_i32(t1, t1, uimm);
2616 tcg_gen_ext_i32_tl(cpu_gpr[rt], t1);
2617 tcg_temp_free_i32(t1);
2618 } else {
2619 tcg_gen_ext32s_tl(cpu_gpr[rt], t0);
2620 }
2621 break;
2622 #if defined(TARGET_MIPS64)
2623 case OPC_DSLL:
2624 tcg_gen_shli_tl(cpu_gpr[rt], t0, uimm);
2625 break;
2626 case OPC_DSRA:
2627 tcg_gen_sari_tl(cpu_gpr[rt], t0, uimm);
2628 break;
2629 case OPC_DSRL:
2630 tcg_gen_shri_tl(cpu_gpr[rt], t0, uimm);
2631 break;
2632 case OPC_DROTR:
2633 if (uimm != 0) {
2634 tcg_gen_rotri_tl(cpu_gpr[rt], t0, uimm);
2635 } else {
2636 tcg_gen_mov_tl(cpu_gpr[rt], t0);
2637 }
2638 break;
2639 case OPC_DSLL32:
2640 tcg_gen_shli_tl(cpu_gpr[rt], t0, uimm + 32);
2641 break;
2642 case OPC_DSRA32:
2643 tcg_gen_sari_tl(cpu_gpr[rt], t0, uimm + 32);
2644 break;
2645 case OPC_DSRL32:
2646 tcg_gen_shri_tl(cpu_gpr[rt], t0, uimm + 32);
2647 break;
2648 case OPC_DROTR32:
2649 tcg_gen_rotri_tl(cpu_gpr[rt], t0, uimm + 32);
2650 break;
2651 #endif
2652 }
2653 tcg_temp_free(t0);
2654 }
2655
2656 /* Arithmetic */
2657 static void gen_arith(DisasContext *ctx, uint32_t opc,
2658 int rd, int rs, int rt)
2659 {
2660 if (rd == 0 && opc != OPC_ADD && opc != OPC_SUB
2661 && opc != OPC_DADD && opc != OPC_DSUB) {
2662 /* If no destination, treat it as a NOP.
2663 For add & sub, we must generate the overflow exception when needed. */
2664 return;
2665 }
2666
2667 switch (opc) {
2668 case OPC_ADD:
2669 {
2670 TCGv t0 = tcg_temp_local_new();
2671 TCGv t1 = tcg_temp_new();
2672 TCGv t2 = tcg_temp_new();
2673 TCGLabel *l1 = gen_new_label();
2674
2675 gen_load_gpr(t1, rs);
2676 gen_load_gpr(t2, rt);
2677 tcg_gen_add_tl(t0, t1, t2);
2678 tcg_gen_ext32s_tl(t0, t0);
2679 tcg_gen_xor_tl(t1, t1, t2);
2680 tcg_gen_xor_tl(t2, t0, t2);
2681 tcg_gen_andc_tl(t1, t2, t1);
2682 tcg_temp_free(t2);
2683 tcg_gen_brcondi_tl(TCG_COND_GE, t1, 0, l1);
2684 tcg_temp_free(t1);
2685 /* operands of same sign, result different sign */
2686 generate_exception(ctx, EXCP_OVERFLOW);
2687 gen_set_label(l1);
2688 gen_store_gpr(t0, rd);
2689 tcg_temp_free(t0);
2690 }
2691 break;
2692 case OPC_ADDU:
2693 if (rs != 0 && rt != 0) {
2694 tcg_gen_add_tl(cpu_gpr[rd], cpu_gpr[rs], cpu_gpr[rt]);
2695 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
2696 } else if (rs == 0 && rt != 0) {
2697 tcg_gen_mov_tl(cpu_gpr[rd], cpu_gpr[rt]);
2698 } else if (rs != 0 && rt == 0) {
2699 tcg_gen_mov_tl(cpu_gpr[rd], cpu_gpr[rs]);
2700 } else {
2701 tcg_gen_movi_tl(cpu_gpr[rd], 0);
2702 }
2703 break;
2704 case OPC_SUB:
2705 {
2706 TCGv t0 = tcg_temp_local_new();
2707 TCGv t1 = tcg_temp_new();
2708 TCGv t2 = tcg_temp_new();
2709 TCGLabel *l1 = gen_new_label();
2710
2711 gen_load_gpr(t1, rs);
2712 gen_load_gpr(t2, rt);
2713 tcg_gen_sub_tl(t0, t1, t2);
2714 tcg_gen_ext32s_tl(t0, t0);
2715 tcg_gen_xor_tl(t2, t1, t2);
2716 tcg_gen_xor_tl(t1, t0, t1);
2717 tcg_gen_and_tl(t1, t1, t2);
2718 tcg_temp_free(t2);
2719 tcg_gen_brcondi_tl(TCG_COND_GE, t1, 0, l1);
2720 tcg_temp_free(t1);
2721 /* operands of different sign, first operand and result different sign */
2722 generate_exception(ctx, EXCP_OVERFLOW);
2723 gen_set_label(l1);
2724 gen_store_gpr(t0, rd);
2725 tcg_temp_free(t0);
2726 }
2727 break;
2728 case OPC_SUBU:
2729 if (rs != 0 && rt != 0) {
2730 tcg_gen_sub_tl(cpu_gpr[rd], cpu_gpr[rs], cpu_gpr[rt]);
2731 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
2732 } else if (rs == 0 && rt != 0) {
2733 tcg_gen_neg_tl(cpu_gpr[rd], cpu_gpr[rt]);
2734 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
2735 } else if (rs != 0 && rt == 0) {
2736 tcg_gen_mov_tl(cpu_gpr[rd], cpu_gpr[rs]);
2737 } else {
2738 tcg_gen_movi_tl(cpu_gpr[rd], 0);
2739 }
2740 break;
2741 #if defined(TARGET_MIPS64)
2742 case OPC_DADD:
2743 {
2744 TCGv t0 = tcg_temp_local_new();
2745 TCGv t1 = tcg_temp_new();
2746 TCGv t2 = tcg_temp_new();
2747 TCGLabel *l1 = gen_new_label();
2748
2749 gen_load_gpr(t1, rs);
2750 gen_load_gpr(t2, rt);
2751 tcg_gen_add_tl(t0, t1, t2);
2752 tcg_gen_xor_tl(t1, t1, t2);
2753 tcg_gen_xor_tl(t2, t0, t2);
2754 tcg_gen_andc_tl(t1, t2, t1);
2755 tcg_temp_free(t2);
2756 tcg_gen_brcondi_tl(TCG_COND_GE, t1, 0, l1);
2757 tcg_temp_free(t1);
2758 /* operands of same sign, result different sign */
2759 generate_exception(ctx, EXCP_OVERFLOW);
2760 gen_set_label(l1);
2761 gen_store_gpr(t0, rd);
2762 tcg_temp_free(t0);
2763 }
2764 break;
2765 case OPC_DADDU:
2766 if (rs != 0 && rt != 0) {
2767 tcg_gen_add_tl(cpu_gpr[rd], cpu_gpr[rs], cpu_gpr[rt]);
2768 } else if (rs == 0 && rt != 0) {
2769 tcg_gen_mov_tl(cpu_gpr[rd], cpu_gpr[rt]);
2770 } else if (rs != 0 && rt == 0) {
2771 tcg_gen_mov_tl(cpu_gpr[rd], cpu_gpr[rs]);
2772 } else {
2773 tcg_gen_movi_tl(cpu_gpr[rd], 0);
2774 }
2775 break;
2776 case OPC_DSUB:
2777 {
2778 TCGv t0 = tcg_temp_local_new();
2779 TCGv t1 = tcg_temp_new();
2780 TCGv t2 = tcg_temp_new();
2781 TCGLabel *l1 = gen_new_label();
2782
2783 gen_load_gpr(t1, rs);
2784 gen_load_gpr(t2, rt);
2785 tcg_gen_sub_tl(t0, t1, t2);
2786 tcg_gen_xor_tl(t2, t1, t2);
2787 tcg_gen_xor_tl(t1, t0, t1);
2788 tcg_gen_and_tl(t1, t1, t2);
2789 tcg_temp_free(t2);
2790 tcg_gen_brcondi_tl(TCG_COND_GE, t1, 0, l1);
2791 tcg_temp_free(t1);
2792 /* operands of different sign, first operand and result different sign */
2793 generate_exception(ctx, EXCP_OVERFLOW);
2794 gen_set_label(l1);
2795 gen_store_gpr(t0, rd);
2796 tcg_temp_free(t0);
2797 }
2798 break;
2799 case OPC_DSUBU:
2800 if (rs != 0 && rt != 0) {
2801 tcg_gen_sub_tl(cpu_gpr[rd], cpu_gpr[rs], cpu_gpr[rt]);
2802 } else if (rs == 0 && rt != 0) {
2803 tcg_gen_neg_tl(cpu_gpr[rd], cpu_gpr[rt]);
2804 } else if (rs != 0 && rt == 0) {
2805 tcg_gen_mov_tl(cpu_gpr[rd], cpu_gpr[rs]);
2806 } else {
2807 tcg_gen_movi_tl(cpu_gpr[rd], 0);
2808 }
2809 break;
2810 #endif
2811 case OPC_MUL:
2812 if (likely(rs != 0 && rt != 0)) {
2813 tcg_gen_mul_tl(cpu_gpr[rd], cpu_gpr[rs], cpu_gpr[rt]);
2814 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
2815 } else {
2816 tcg_gen_movi_tl(cpu_gpr[rd], 0);
2817 }
2818 break;
2819 }
2820 }
2821
2822 /* Conditional move */
2823 static void gen_cond_move(DisasContext *ctx, uint32_t opc,
2824 int rd, int rs, int rt)
2825 {
2826 TCGv t0, t1, t2;
2827
2828 if (rd == 0) {
2829 /* If no destination, treat it as a NOP. */
2830 return;
2831 }
2832
2833 t0 = tcg_temp_new();
2834 gen_load_gpr(t0, rt);
2835 t1 = tcg_const_tl(0);
2836 t2 = tcg_temp_new();
2837 gen_load_gpr(t2, rs);
2838 switch (opc) {
2839 case OPC_MOVN:
2840 tcg_gen_movcond_tl(TCG_COND_NE, cpu_gpr[rd], t0, t1, t2, cpu_gpr[rd]);
2841 break;
2842 case OPC_MOVZ:
2843 tcg_gen_movcond_tl(TCG_COND_EQ, cpu_gpr[rd], t0, t1, t2, cpu_gpr[rd]);
2844 break;
2845 case OPC_SELNEZ:
2846 tcg_gen_movcond_tl(TCG_COND_NE, cpu_gpr[rd], t0, t1, t2, t1);
2847 break;
2848 case OPC_SELEQZ:
2849 tcg_gen_movcond_tl(TCG_COND_EQ, cpu_gpr[rd], t0, t1, t2, t1);
2850 break;
2851 }
2852 tcg_temp_free(t2);
2853 tcg_temp_free(t1);
2854 tcg_temp_free(t0);
2855 }
2856
2857 /* Logic */
2858 static void gen_logic(DisasContext *ctx, uint32_t opc,
2859 int rd, int rs, int rt)
2860 {
2861 if (rd == 0) {
2862 /* If no destination, treat it as a NOP. */
2863 return;
2864 }
2865
2866 switch (opc) {
2867 case OPC_AND:
2868 if (likely(rs != 0 && rt != 0)) {
2869 tcg_gen_and_tl(cpu_gpr[rd], cpu_gpr[rs], cpu_gpr[rt]);
2870 } else {
2871 tcg_gen_movi_tl(cpu_gpr[rd], 0);
2872 }
2873 break;
2874 case OPC_NOR:
2875 if (rs != 0 && rt != 0) {
2876 tcg_gen_nor_tl(cpu_gpr[rd], cpu_gpr[rs], cpu_gpr[rt]);
2877 } else if (rs == 0 && rt != 0) {
2878 tcg_gen_not_tl(cpu_gpr[rd], cpu_gpr[rt]);
2879 } else if (rs != 0 && rt == 0) {
2880 tcg_gen_not_tl(cpu_gpr[rd], cpu_gpr[rs]);
2881 } else {
2882 tcg_gen_movi_tl(cpu_gpr[rd], ~((target_ulong)0));
2883 }
2884 break;
2885 case OPC_OR:
2886 if (likely(rs != 0 && rt != 0)) {
2887 tcg_gen_or_tl(cpu_gpr[rd], cpu_gpr[rs], cpu_gpr[rt]);
2888 } else if (rs == 0 && rt != 0) {
2889 tcg_gen_mov_tl(cpu_gpr[rd], cpu_gpr[rt]);
2890 } else if (rs != 0 && rt == 0) {
2891 tcg_gen_mov_tl(cpu_gpr[rd], cpu_gpr[rs]);
2892 } else {
2893 tcg_gen_movi_tl(cpu_gpr[rd], 0);
2894 }
2895 break;
2896 case OPC_XOR:
2897 if (likely(rs != 0 && rt != 0)) {
2898 tcg_gen_xor_tl(cpu_gpr[rd], cpu_gpr[rs], cpu_gpr[rt]);
2899 } else if (rs == 0 && rt != 0) {
2900 tcg_gen_mov_tl(cpu_gpr[rd], cpu_gpr[rt]);
2901 } else if (rs != 0 && rt == 0) {
2902 tcg_gen_mov_tl(cpu_gpr[rd], cpu_gpr[rs]);
2903 } else {
2904 tcg_gen_movi_tl(cpu_gpr[rd], 0);
2905 }
2906 break;
2907 }
2908 }
2909
2910 /* Set on lower than */
2911 static void gen_slt(DisasContext *ctx, uint32_t opc,
2912 int rd, int rs, int rt)
2913 {
2914 TCGv t0, t1;
2915
2916 if (rd == 0) {
2917 /* If no destination, treat it as a NOP. */
2918 return;
2919 }
2920
2921 t0 = tcg_temp_new();
2922 t1 = tcg_temp_new();
2923 gen_load_gpr(t0, rs);
2924 gen_load_gpr(t1, rt);
2925 switch (opc) {
2926 case OPC_SLT:
2927 tcg_gen_setcond_tl(TCG_COND_LT, cpu_gpr[rd], t0, t1);
2928 break;
2929 case OPC_SLTU:
2930 tcg_gen_setcond_tl(TCG_COND_LTU, cpu_gpr[rd], t0, t1);
2931 break;
2932 }
2933 tcg_temp_free(t0);
2934 tcg_temp_free(t1);
2935 }
2936
2937 /* Shifts */
2938 static void gen_shift(DisasContext *ctx, uint32_t opc,
2939 int rd, int rs, int rt)
2940 {
2941 TCGv t0, t1;
2942
2943 if (rd == 0) {
2944 /* If no destination, treat it as a NOP.
2945 For add & sub, we must generate the overflow exception when needed. */
2946 return;
2947 }
2948
2949 t0 = tcg_temp_new();
2950 t1 = tcg_temp_new();
2951 gen_load_gpr(t0, rs);
2952 gen_load_gpr(t1, rt);
2953 switch (opc) {
2954 case OPC_SLLV:
2955 tcg_gen_andi_tl(t0, t0, 0x1f);
2956 tcg_gen_shl_tl(t0, t1, t0);
2957 tcg_gen_ext32s_tl(cpu_gpr[rd], t0);
2958 break;
2959 case OPC_SRAV:
2960 tcg_gen_andi_tl(t0, t0, 0x1f);
2961 tcg_gen_sar_tl(cpu_gpr[rd], t1, t0);
2962 break;
2963 case OPC_SRLV:
2964 tcg_gen_ext32u_tl(t1, t1);
2965 tcg_gen_andi_tl(t0, t0, 0x1f);
2966 tcg_gen_shr_tl(t0, t1, t0);
2967 tcg_gen_ext32s_tl(cpu_gpr[rd], t0);
2968 break;
2969 case OPC_ROTRV:
2970 {
2971 TCGv_i32 t2 = tcg_temp_new_i32();
2972 TCGv_i32 t3 = tcg_temp_new_i32();
2973
2974 tcg_gen_trunc_tl_i32(t2, t0);
2975 tcg_gen_trunc_tl_i32(t3, t1);
2976 tcg_gen_andi_i32(t2, t2, 0x1f);
2977 tcg_gen_rotr_i32(t2, t3, t2);
2978 tcg_gen_ext_i32_tl(cpu_gpr[rd], t2);
2979 tcg_temp_free_i32(t2);
2980 tcg_temp_free_i32(t3);
2981 }
2982 break;
2983 #if defined(TARGET_MIPS64)
2984 case OPC_DSLLV:
2985 tcg_gen_andi_tl(t0, t0, 0x3f);
2986 tcg_gen_shl_tl(cpu_gpr[rd], t1, t0);
2987 break;
2988 case OPC_DSRAV:
2989 tcg_gen_andi_tl(t0, t0, 0x3f);
2990 tcg_gen_sar_tl(cpu_gpr[rd], t1, t0);
2991 break;
2992 case OPC_DSRLV:
2993 tcg_gen_andi_tl(t0, t0, 0x3f);
2994 tcg_gen_shr_tl(cpu_gpr[rd], t1, t0);
2995 break;
2996 case OPC_DROTRV:
2997 tcg_gen_andi_tl(t0, t0, 0x3f);
2998 tcg_gen_rotr_tl(cpu_gpr[rd], t1, t0);
2999 break;
3000 #endif
3001 }
3002 tcg_temp_free(t0);
3003 tcg_temp_free(t1);
3004 }
3005
3006 /* Arithmetic on HI/LO registers */
3007 static void gen_HILO(DisasContext *ctx, uint32_t opc, int acc, int reg)
3008 {
3009 if (reg == 0 && (opc == OPC_MFHI || opc == OPC_MFLO)) {
3010 /* Treat as NOP. */
3011 return;
3012 }
3013
3014 if (acc != 0) {
3015 check_dsp(ctx);
3016 }
3017
3018 switch (opc) {
3019 case OPC_MFHI:
3020 #if defined(TARGET_MIPS64)
3021 if (acc != 0) {
3022 tcg_gen_ext32s_tl(cpu_gpr[reg], cpu_HI[acc]);
3023 } else
3024 #endif
3025 {
3026 tcg_gen_mov_tl(cpu_gpr[reg], cpu_HI[acc]);
3027 }
3028 break;
3029 case OPC_MFLO:
3030 #if defined(TARGET_MIPS64)
3031 if (acc != 0) {
3032 tcg_gen_ext32s_tl(cpu_gpr[reg], cpu_LO[acc]);
3033 } else
3034 #endif
3035 {
3036 tcg_gen_mov_tl(cpu_gpr[reg], cpu_LO[acc]);
3037 }
3038 break;
3039 case OPC_MTHI:
3040 if (reg != 0) {
3041 #if defined(TARGET_MIPS64)
3042 if (acc != 0) {
3043 tcg_gen_ext32s_tl(cpu_HI[acc], cpu_gpr[reg]);
3044 } else
3045 #endif
3046 {
3047 tcg_gen_mov_tl(cpu_HI[acc], cpu_gpr[reg]);
3048 }
3049 } else {
3050 tcg_gen_movi_tl(cpu_HI[acc], 0);
3051 }
3052 break;
3053 case OPC_MTLO:
3054 if (reg != 0) {
3055 #if defined(TARGET_MIPS64)
3056 if (acc != 0) {
3057 tcg_gen_ext32s_tl(cpu_LO[acc], cpu_gpr[reg]);
3058 } else
3059 #endif
3060 {
3061 tcg_gen_mov_tl(cpu_LO[acc], cpu_gpr[reg]);
3062 }
3063 } else {
3064 tcg_gen_movi_tl(cpu_LO[acc], 0);
3065 }
3066 break;
3067 }
3068 }
3069
3070 static inline void gen_r6_ld(target_long addr, int reg, int memidx,
3071 TCGMemOp memop)
3072 {
3073 TCGv t0 = tcg_const_tl(addr);
3074 tcg_gen_qemu_ld_tl(t0, t0, memidx, memop);
3075 gen_store_gpr(t0, reg);
3076 tcg_temp_free(t0);
3077 }
3078
3079 static inline void gen_pcrel(DisasContext *ctx, int opc, target_ulong pc,
3080 int rs)
3081 {
3082 target_long offset;
3083 target_long addr;
3084
3085 switch (MASK_OPC_PCREL_TOP2BITS(opc)) {
3086 case OPC_ADDIUPC:
3087 if (rs != 0) {
3088 offset = sextract32(ctx->opcode << 2, 0, 21);
3089 addr = addr_add(ctx, pc, offset);
3090 tcg_gen_movi_tl(cpu_gpr[rs], addr);
3091 }
3092 break;
3093 case R6_OPC_LWPC:
3094 offset = sextract32(ctx->opcode << 2, 0, 21);
3095 addr = addr_add(ctx, pc, offset);
3096 gen_r6_ld(addr, rs, ctx->mem_idx, MO_TESL);
3097 break;
3098 #if defined(TARGET_MIPS64)
3099 case OPC_LWUPC:
3100 check_mips_64(ctx);
3101 offset = sextract32(ctx->opcode << 2, 0, 21);
3102 addr = addr_add(ctx, pc, offset);
3103 gen_r6_ld(addr, rs, ctx->mem_idx, MO_TEUL);
3104 break;
3105 #endif
3106 default:
3107 switch (MASK_OPC_PCREL_TOP5BITS(opc)) {
3108 case OPC_AUIPC:
3109 if (rs != 0) {
3110 offset = sextract32(ctx->opcode, 0, 16) << 16;
3111 addr = addr_add(ctx, pc, offset);
3112 tcg_gen_movi_tl(cpu_gpr[rs], addr);
3113 }
3114 break;
3115 case OPC_ALUIPC:
3116 if (rs != 0) {
3117 offset = sextract32(ctx->opcode, 0, 16) << 16;
3118 addr = ~0xFFFF & addr_add(ctx, pc, offset);
3119 tcg_gen_movi_tl(cpu_gpr[rs], addr);
3120 }
3121 break;
3122 #if defined(TARGET_MIPS64)
3123 case R6_OPC_LDPC: /* bits 16 and 17 are part of immediate */
3124 case R6_OPC_LDPC + (1 << 16):
3125 case R6_OPC_LDPC + (2 << 16):
3126 case R6_OPC_LDPC + (3 << 16):
3127 check_mips_64(ctx);
3128 offset = sextract32(ctx->opcode << 3, 0, 21);
3129 addr = addr_add(ctx, (pc & ~0x7), offset);
3130 gen_r6_ld(addr, rs, ctx->mem_idx, MO_TEQ);
3131 break;
3132 #endif
3133 default:
3134 MIPS_INVAL("OPC_PCREL");
3135 generate_exception_end(ctx, EXCP_RI);
3136 break;
3137 }
3138 break;
3139 }
3140 }
3141
3142 static void gen_r6_muldiv(DisasContext *ctx, int opc, int rd, int rs, int rt)
3143 {
3144 TCGv t0, t1;
3145
3146 if (rd == 0) {
3147 /* Treat as NOP. */
3148 return;
3149 }
3150
3151 t0 = tcg_temp_new();
3152 t1 = tcg_temp_new();
3153
3154 gen_load_gpr(t0, rs);
3155 gen_load_gpr(t1, rt);
3156
3157 switch (opc) {
3158 case R6_OPC_DIV:
3159 {
3160 TCGv t2 = tcg_temp_new();
3161 TCGv t3 = tcg_temp_new();
3162 tcg_gen_ext32s_tl(t0, t0);
3163 tcg_gen_ext32s_tl(t1, t1);
3164 tcg_gen_setcondi_tl(TCG_COND_EQ, t2, t0, INT_MIN);
3165 tcg_gen_setcondi_tl(TCG_COND_EQ, t3, t1, -1);
3166 tcg_gen_and_tl(t2, t2, t3);
3167 tcg_gen_setcondi_tl(TCG_COND_EQ, t3, t1, 0);
3168 tcg_gen_or_tl(t2, t2, t3);
3169 tcg_gen_movi_tl(t3, 0);
3170 tcg_gen_movcond_tl(TCG_COND_NE, t1, t2, t3, t2, t1);
3171 tcg_gen_div_tl(cpu_gpr[rd], t0, t1);
3172 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
3173 tcg_temp_free(t3);
3174 tcg_temp_free(t2);
3175 }
3176 break;
3177 case R6_OPC_MOD:
3178 {
3179 TCGv t2 = tcg_temp_new();
3180 TCGv t3 = tcg_temp_new();
3181 tcg_gen_ext32s_tl(t0, t0);
3182 tcg_gen_ext32s_tl(t1, t1);
3183 tcg_gen_setcondi_tl(TCG_COND_EQ, t2, t0, INT_MIN);
3184 tcg_gen_setcondi_tl(TCG_COND_EQ, t3, t1, -1);
3185 tcg_gen_and_tl(t2, t2, t3);
3186 tcg_gen_setcondi_tl(TCG_COND_EQ, t3, t1, 0);
3187 tcg_gen_or_tl(t2, t2, t3);
3188 tcg_gen_movi_tl(t3, 0);
3189 tcg_gen_movcond_tl(TCG_COND_NE, t1, t2, t3, t2, t1);
3190 tcg_gen_rem_tl(cpu_gpr[rd], t0, t1);
3191 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
3192 tcg_temp_free(t3);
3193 tcg_temp_free(t2);
3194 }
3195 break;
3196 case R6_OPC_DIVU:
3197 {
3198 TCGv t2 = tcg_const_tl(0);
3199 TCGv t3 = tcg_const_tl(1);
3200 tcg_gen_ext32u_tl(t0, t0);
3201 tcg_gen_ext32u_tl(t1, t1);
3202 tcg_gen_movcond_tl(TCG_COND_EQ, t1, t1, t2, t3, t1);
3203 tcg_gen_divu_tl(cpu_gpr[rd], t0, t1);
3204 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
3205 tcg_temp_free(t3);
3206 tcg_temp_free(t2);
3207 }
3208 break;
3209 case R6_OPC_MODU:
3210 {
3211 TCGv t2 = tcg_const_tl(0);
3212 TCGv t3 = tcg_const_tl(1);
3213 tcg_gen_ext32u_tl(t0, t0);
3214 tcg_gen_ext32u_tl(t1, t1);
3215 tcg_gen_movcond_tl(TCG_COND_EQ, t1, t1, t2, t3, t1);
3216 tcg_gen_remu_tl(cpu_gpr[rd], t0, t1);
3217 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
3218 tcg_temp_free(t3);
3219 tcg_temp_free(t2);
3220 }
3221 break;
3222 case R6_OPC_MUL:
3223 {
3224 TCGv_i32 t2 = tcg_temp_new_i32();
3225 TCGv_i32 t3 = tcg_temp_new_i32();
3226 tcg_gen_trunc_tl_i32(t2, t0);
3227 tcg_gen_trunc_tl_i32(t3, t1);
3228 tcg_gen_mul_i32(t2, t2, t3);
3229 tcg_gen_ext_i32_tl(cpu_gpr[rd], t2);
3230 tcg_temp_free_i32(t2);
3231 tcg_temp_free_i32(t3);
3232 }
3233 break;
3234 case R6_OPC_MUH:
3235 {
3236 TCGv_i32 t2 = tcg_temp_new_i32();
3237 TCGv_i32 t3 = tcg_temp_new_i32();
3238 tcg_gen_trunc_tl_i32(t2, t0);
3239 tcg_gen_trunc_tl_i32(t3, t1);
3240 tcg_gen_muls2_i32(t2, t3, t2, t3);
3241 tcg_gen_ext_i32_tl(cpu_gpr[rd], t3);
3242 tcg_temp_free_i32(t2);
3243 tcg_temp_free_i32(t3);
3244 }
3245 break;
3246 case R6_OPC_MULU:
3247 {
3248 TCGv_i32 t2 = tcg_temp_new_i32();
3249 TCGv_i32 t3 = tcg_temp_new_i32();
3250 tcg_gen_trunc_tl_i32(t2, t0);
3251 tcg_gen_trunc_tl_i32(t3, t1);
3252 tcg_gen_mul_i32(t2, t2, t3);
3253 tcg_gen_ext_i32_tl(cpu_gpr[rd], t2);
3254 tcg_temp_free_i32(t2);
3255 tcg_temp_free_i32(t3);
3256 }
3257 break;
3258 case R6_OPC_MUHU:
3259 {
3260 TCGv_i32 t2 = tcg_temp_new_i32();
3261 TCGv_i32 t3 = tcg_temp_new_i32();
3262 tcg_gen_trunc_tl_i32(t2, t0);
3263 tcg_gen_trunc_tl_i32(t3, t1);
3264 tcg_gen_mulu2_i32(t2, t3, t2, t3);
3265 tcg_gen_ext_i32_tl(cpu_gpr[rd], t3);
3266 tcg_temp_free_i32(t2);
3267 tcg_temp_free_i32(t3);
3268 }
3269 break;
3270 #if defined(TARGET_MIPS64)
3271 case R6_OPC_DDIV:
3272 {
3273 TCGv t2 = tcg_temp_new();
3274 TCGv t3 = tcg_temp_new();
3275 tcg_gen_setcondi_tl(TCG_COND_EQ, t2, t0, -1LL << 63);
3276 tcg_gen_setcondi_tl(TCG_COND_EQ, t3, t1, -1LL);
3277 tcg_gen_and_tl(t2, t2, t3);
3278 tcg_gen_setcondi_tl(TCG_COND_EQ, t3, t1, 0);
3279 tcg_gen_or_tl(t2, t2, t3);
3280 tcg_gen_movi_tl(t3, 0);
3281 tcg_gen_movcond_tl(TCG_COND_NE, t1, t2, t3, t2, t1);
3282 tcg_gen_div_tl(cpu_gpr[rd], t0, t1);
3283 tcg_temp_free(t3);
3284 tcg_temp_free(t2);
3285 }
3286 break;
3287 case R6_OPC_DMOD:
3288 {
3289 TCGv t2 = tcg_temp_new();
3290 TCGv t3 = tcg_temp_new();
3291 tcg_gen_setcondi_tl(TCG_COND_EQ, t2, t0, -1LL << 63);
3292 tcg_gen_setcondi_tl(TCG_COND_EQ, t3, t1, -1LL);
3293 tcg_gen_and_tl(t2, t2, t3);
3294 tcg_gen_setcondi_tl(TCG_COND_EQ, t3, t1, 0);
3295 tcg_gen_or_tl(t2, t2, t3);
3296 tcg_gen_movi_tl(t3, 0);
3297 tcg_gen_movcond_tl(TCG_COND_NE, t1, t2, t3, t2, t1);
3298 tcg_gen_rem_tl(cpu_gpr[rd], t0, t1);
3299 tcg_temp_free(t3);
3300 tcg_temp_free(t2);
3301 }
3302 break;
3303 case R6_OPC_DDIVU:
3304 {
3305 TCGv t2 = tcg_const_tl(0);
3306 TCGv t3 = tcg_const_tl(1);
3307 tcg_gen_movcond_tl(TCG_COND_EQ, t1, t1, t2, t3, t1);
3308 tcg_gen_divu_i64(cpu_gpr[rd], t0, t1);
3309 tcg_temp_free(t3);
3310 tcg_temp_free(t2);
3311 }
3312 break;
3313 case R6_OPC_DMODU:
3314 {
3315 TCGv t2 = tcg_const_tl(0);
3316 TCGv t3 = tcg_const_tl(1);
3317 tcg_gen_movcond_tl(TCG_COND_EQ, t1, t1, t2, t3, t1);
3318 tcg_gen_remu_i64(cpu_gpr[rd], t0, t1);
3319 tcg_temp_free(t3);
3320 tcg_temp_free(t2);
3321 }
3322 break;
3323 case R6_OPC_DMUL:
3324 tcg_gen_mul_i64(cpu_gpr[rd], t0, t1);
3325 break;
3326 case R6_OPC_DMUH:
3327 {
3328 TCGv t2 = tcg_temp_new();
3329 tcg_gen_muls2_i64(t2, cpu_gpr[rd], t0, t1);
3330 tcg_temp_free(t2);
3331 }
3332 break;
3333 case R6_OPC_DMULU:
3334 tcg_gen_mul_i64(cpu_gpr[rd], t0, t1);
3335 break;
3336 case R6_OPC_DMUHU:
3337 {
3338 TCGv t2 = tcg_temp_new();
3339 tcg_gen_mulu2_i64(t2, cpu_gpr[rd], t0, t1);
3340 tcg_temp_free(t2);
3341 }
3342 break;
3343 #endif
3344 default:
3345 MIPS_INVAL("r6 mul/div");
3346 generate_exception_end(ctx, EXCP_RI);
3347 goto out;
3348 }
3349 out:
3350 tcg_temp_free(t0);
3351 tcg_temp_free(t1);
3352 }
3353
3354 static void gen_muldiv(DisasContext *ctx, uint32_t opc,
3355 int acc, int rs, int rt)
3356 {
3357 TCGv t0, t1;
3358
3359 t0 = tcg_temp_new();
3360 t1 = tcg_temp_new();
3361
3362 gen_load_gpr(t0, rs);
3363 gen_load_gpr(t1, rt);
3364
3365 if (acc != 0) {
3366 check_dsp(ctx);
3367 }
3368
3369 switch (opc) {
3370 case OPC_DIV:
3371 {
3372 TCGv t2 = tcg_temp_new();
3373 TCGv t3 = tcg_temp_new();
3374 tcg_gen_ext32s_tl(t0, t0);
3375 tcg_gen_ext32s_tl(t1, t1);
3376 tcg_gen_setcondi_tl(TCG_COND_EQ, t2, t0, INT_MIN);
3377 tcg_gen_setcondi_tl(TCG_COND_EQ, t3, t1, -1);
3378 tcg_gen_and_tl(t2, t2, t3);
3379 tcg_gen_setcondi_tl(TCG_COND_EQ, t3, t1, 0);
3380 tcg_gen_or_tl(t2, t2, t3);
3381 tcg_gen_movi_tl(t3, 0);
3382 tcg_gen_movcond_tl(TCG_COND_NE, t1, t2, t3, t2, t1);
3383 tcg_gen_div_tl(cpu_LO[acc], t0, t1);
3384 tcg_gen_rem_tl(cpu_HI[acc], t0, t1);
3385 tcg_gen_ext32s_tl(cpu_LO[acc], cpu_LO[acc]);
3386 tcg_gen_ext32s_tl(cpu_HI[acc], cpu_HI[acc]);
3387 tcg_temp_free(t3);
3388 tcg_temp_free(t2);
3389 }
3390 break;
3391 case OPC_DIVU:
3392 {
3393 TCGv t2 = tcg_const_tl(0);
3394 TCGv t3 = tcg_const_tl(1);
3395 tcg_gen_ext32u_tl(t0, t0);
3396 tcg_gen_ext32u_tl(t1, t1);
3397 tcg_gen_movcond_tl(TCG_COND_EQ, t1, t1, t2, t3, t1);
3398 tcg_gen_divu_tl(cpu_LO[acc], t0, t1);
3399 tcg_gen_remu_tl(cpu_HI[acc], t0, t1);
3400 tcg_gen_ext32s_tl(cpu_LO[acc], cpu_LO[acc]);
3401 tcg_gen_ext32s_tl(cpu_HI[acc], cpu_HI[acc]);
3402 tcg_temp_free(t3);
3403 tcg_temp_free(t2);
3404 }
3405 break;
3406 case OPC_MULT:
3407 {
3408 TCGv_i32 t2 = tcg_temp_new_i32();
3409 TCGv_i32 t3 = tcg_temp_new_i32();
3410 tcg_gen_trunc_tl_i32(t2, t0);
3411 tcg_gen_trunc_tl_i32(t3, t1);
3412 tcg_gen_muls2_i32(t2, t3, t2, t3);
3413 tcg_gen_ext_i32_tl(cpu_LO[acc], t2);
3414 tcg_gen_ext_i32_tl(cpu_HI[acc], t3);
3415 tcg_temp_free_i32(t2);
3416 tcg_temp_free_i32(t3);
3417 }
3418 break;
3419 case OPC_MULTU:
3420 {
3421 TCGv_i32 t2 = tcg_temp_new_i32();
3422 TCGv_i32 t3 = tcg_temp_new_i32();
3423 tcg_gen_trunc_tl_i32(t2, t0);
3424 tcg_gen_trunc_tl_i32(t3, t1);
3425 tcg_gen_mulu2_i32(t2, t3, t2, t3);
3426 tcg_gen_ext_i32_tl(cpu_LO[acc], t2);
3427 tcg_gen_ext_i32_tl(cpu_HI[acc], t3);
3428 tcg_temp_free_i32(t2);
3429 tcg_temp_free_i32(t3);
3430 }
3431 break;
3432 #if defined(TARGET_MIPS64)
3433 case OPC_DDIV:
3434 {
3435 TCGv t2 = tcg_temp_new();
3436 TCGv t3 = tcg_temp_new();
3437 tcg_gen_setcondi_tl(TCG_COND_EQ, t2, t0, -1LL << 63);
3438 tcg_gen_setcondi_tl(TCG_COND_EQ, t3, t1, -1LL);
3439 tcg_gen_and_tl(t2, t2, t3);
3440 tcg_gen_setcondi_tl(TCG_COND_EQ, t3, t1, 0);
3441 tcg_gen_or_tl(t2, t2, t3);
3442 tcg_gen_movi_tl(t3, 0);
3443 tcg_gen_movcond_tl(TCG_COND_NE, t1, t2, t3, t2, t1);
3444 tcg_gen_div_tl(cpu_LO[acc], t0, t1);
3445 tcg_gen_rem_tl(cpu_HI[acc], t0, t1);
3446 tcg_temp_free(t3);
3447 tcg_temp_free(t2);
3448 }
3449 break;
3450 case OPC_DDIVU:
3451 {
3452 TCGv t2 = tcg_const_tl(0);
3453 TCGv t3 = tcg_const_tl(1);
3454 tcg_gen_movcond_tl(TCG_COND_EQ, t1, t1, t2, t3, t1);
3455 tcg_gen_divu_i64(cpu_LO[acc], t0, t1);
3456 tcg_gen_remu_i64(cpu_HI[acc], t0, t1);
3457 tcg_temp_free(t3);
3458 tcg_temp_free(t2);
3459 }
3460 break;
3461 case OPC_DMULT:
3462 tcg_gen_muls2_i64(cpu_LO[acc], cpu_HI[acc], t0, t1);
3463 break;
3464 case OPC_DMULTU:
3465 tcg_gen_mulu2_i64(cpu_LO[acc], cpu_HI[acc], t0, t1);
3466 break;
3467 #endif
3468 case OPC_MADD:
3469 {
3470 TCGv_i64 t2 = tcg_temp_new_i64();
3471 TCGv_i64 t3 = tcg_temp_new_i64();
3472
3473 tcg_gen_ext_tl_i64(t2, t0);
3474 tcg_gen_ext_tl_i64(t3, t1);
3475 tcg_gen_mul_i64(t2, t2, t3);
3476 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]);
3477 tcg_gen_add_i64(t2, t2, t3);
3478 tcg_temp_free_i64(t3);
3479 gen_move_low32(cpu_LO[acc], t2);
3480 gen_move_high32(cpu_HI[acc], t2);
3481 tcg_temp_free_i64(t2);
3482 }
3483 break;
3484 case OPC_MADDU:
3485 {
3486 TCGv_i64 t2 = tcg_temp_new_i64();
3487 TCGv_i64 t3 = tcg_temp_new_i64();
3488
3489 tcg_gen_ext32u_tl(t0, t0);
3490 tcg_gen_ext32u_tl(t1, t1);
3491 tcg_gen_extu_tl_i64(t2, t0);
3492 tcg_gen_extu_tl_i64(t3, t1);
3493 tcg_gen_mul_i64(t2, t2, t3);
3494 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]);
3495 tcg_gen_add_i64(t2, t2, t3);
3496 tcg_temp_free_i64(t3);
3497 gen_move_low32(cpu_LO[acc], t2);
3498 gen_move_high32(cpu_HI[acc], t2);
3499 tcg_temp_free_i64(t2);
3500 }
3501 break;
3502 case OPC_MSUB:
3503 {
3504 TCGv_i64 t2 = tcg_temp_new_i64();
3505 TCGv_i64 t3 = tcg_temp_new_i64();
3506
3507 tcg_gen_ext_tl_i64(t2, t0);
3508 tcg_gen_ext_tl_i64(t3, t1);
3509 tcg_gen_mul_i64(t2, t2, t3);
3510 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]);
3511 tcg_gen_sub_i64(t2, t3, t2);
3512 tcg_temp_free_i64(t3);
3513 gen_move_low32(cpu_LO[acc], t2);
3514 gen_move_high32(cpu_HI[acc], t2);
3515 tcg_temp_free_i64(t2);
3516 }
3517 break;
3518 case OPC_MSUBU:
3519 {
3520 TCGv_i64 t2 = tcg_temp_new_i64();
3521 TCGv_i64 t3 = tcg_temp_new_i64();
3522
3523 tcg_gen_ext32u_tl(t0, t0);
3524 tcg_gen_ext32u_tl(t1, t1);
3525 tcg_gen_extu_tl_i64(t2, t0);
3526 tcg_gen_extu_tl_i64(t3, t1);
3527 tcg_gen_mul_i64(t2, t2, t3);
3528 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]);
3529 tcg_gen_sub_i64(t2, t3, t2);
3530 tcg_temp_free_i64(t3);
3531 gen_move_low32(cpu_LO[acc], t2);
3532 gen_move_high32(cpu_HI[acc], t2);
3533 tcg_temp_free_i64(t2);
3534 }
3535 break;
3536 default:
3537 MIPS_INVAL("mul/div");
3538 generate_exception_end(ctx, EXCP_RI);
3539 goto out;
3540 }
3541 out:
3542 tcg_temp_free(t0);
3543 tcg_temp_free(t1);
3544 }
3545
3546 static void gen_mul_vr54xx (DisasContext *ctx, uint32_t opc,
3547 int rd, int rs, int rt)
3548 {
3549 TCGv t0 = tcg_temp_new();
3550 TCGv t1 = tcg_temp_new();
3551
3552 gen_load_gpr(t0, rs);
3553 gen_load_gpr(t1, rt);
3554
3555 switch (opc) {
3556 case OPC_VR54XX_MULS:
3557 gen_helper_muls(t0, cpu_env, t0, t1);
3558 break;
3559 case OPC_VR54XX_MULSU:
3560 gen_helper_mulsu(t0, cpu_env, t0, t1);
3561 break;
3562 case OPC_VR54XX_MACC:
3563 gen_helper_macc(t0, cpu_env, t0, t1);
3564 break;
3565 case OPC_VR54XX_MACCU:
3566 gen_helper_maccu(t0, cpu_env, t0, t1);
3567 break;
3568 case OPC_VR54XX_MSAC:
3569 gen_helper_msac(t0, cpu_env, t0, t1);
3570 break;
3571 case OPC_VR54XX_MSACU:
3572 gen_helper_msacu(t0, cpu_env, t0, t1);
3573 break;
3574 case OPC_VR54XX_MULHI:
3575 gen_helper_mulhi(t0, cpu_env, t0, t1);
3576 break;
3577 case OPC_VR54XX_MULHIU:
3578 gen_helper_mulhiu(t0, cpu_env, t0, t1);
3579 break;
3580 case OPC_VR54XX_MULSHI:
3581 gen_helper_mulshi(t0, cpu_env, t0, t1);
3582 break;
3583 case OPC_VR54XX_MULSHIU:
3584 gen_helper_mulshiu(t0, cpu_env, t0, t1);
3585 break;
3586 case OPC_VR54XX_MACCHI:
3587 gen_helper_macchi(t0, cpu_env, t0, t1);
3588 break;
3589 case OPC_VR54XX_MACCHIU:
3590 gen_helper_macchiu(t0, cpu_env, t0, t1);
3591 break;
3592 case OPC_VR54XX_MSACHI:
3593 gen_helper_msachi(t0, cpu_env, t0, t1);
3594 break;
3595 case OPC_VR54XX_MSACHIU:
3596 gen_helper_msachiu(t0, cpu_env, t0, t1);
3597 break;
3598 default:
3599 MIPS_INVAL("mul vr54xx");
3600 generate_exception_end(ctx, EXCP_RI);
3601 goto out;
3602 }
3603 gen_store_gpr(t0, rd);
3604
3605 out:
3606 tcg_temp_free(t0);
3607 tcg_temp_free(t1);
3608 }
3609
3610 static void gen_cl (DisasContext *ctx, uint32_t opc,
3611 int rd, int rs)
3612 {
3613 TCGv t0;
3614
3615 if (rd == 0) {
3616 /* Treat as NOP. */
3617 return;
3618 }
3619 t0 = tcg_temp_new();
3620 gen_load_gpr(t0, rs);
3621 switch (opc) {
3622 case OPC_CLO:
3623 case R6_OPC_CLO:
3624 gen_helper_clo(cpu_gpr[rd], t0);
3625 break;
3626 case OPC_CLZ:
3627 case R6_OPC_CLZ:
3628 gen_helper_clz(cpu_gpr[rd], t0);
3629 break;
3630 #if defined(TARGET_MIPS64)
3631 case OPC_DCLO:
3632 case R6_OPC_DCLO:
3633 gen_helper_dclo(cpu_gpr[rd], t0);
3634 break;
3635 case OPC_DCLZ:
3636 case R6_OPC_DCLZ:
3637 gen_helper_dclz(cpu_gpr[rd], t0);
3638 break;
3639 #endif
3640 }
3641 tcg_temp_free(t0);
3642 }
3643
3644 /* Godson integer instructions */
3645 static void gen_loongson_integer(DisasContext *ctx, uint32_t opc,
3646 int rd, int rs, int rt)
3647 {
3648 TCGv t0, t1;
3649
3650 if (rd == 0) {
3651 /* Treat as NOP. */
3652 return;
3653 }
3654
3655 switch (opc) {
3656 case OPC_MULT_G_2E:
3657 case OPC_MULT_G_2F:
3658 case OPC_MULTU_G_2E:
3659 case OPC_MULTU_G_2F:
3660 #if defined(TARGET_MIPS64)
3661 case OPC_DMULT_G_2E:
3662 case OPC_DMULT_G_2F:
3663 case OPC_DMULTU_G_2E:
3664 case OPC_DMULTU_G_2F:
3665 #endif
3666 t0 = tcg_temp_new();
3667 t1 = tcg_temp_new();
3668 break;
3669 default:
3670 t0 = tcg_temp_local_new();
3671 t1 = tcg_temp_local_new();
3672 break;
3673 }
3674
3675 gen_load_gpr(t0, rs);
3676 gen_load_gpr(t1, rt);
3677
3678 switch (opc) {
3679 case OPC_MULT_G_2E:
3680 case OPC_MULT_G_2F:
3681 tcg_gen_mul_tl(cpu_gpr[rd], t0, t1);
3682 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
3683 break;
3684 case OPC_MULTU_G_2E:
3685 case OPC_MULTU_G_2F:
3686 tcg_gen_ext32u_tl(t0, t0);
3687 tcg_gen_ext32u_tl(t1, t1);
3688 tcg_gen_mul_tl(cpu_gpr[rd], t0, t1);
3689 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
3690 break;
3691 case OPC_DIV_G_2E:
3692 case OPC_DIV_G_2F:
3693 {
3694 TCGLabel *l1 = gen_new_label();
3695 TCGLabel *l2 = gen_new_label();
3696 TCGLabel *l3 = gen_new_label();
3697 tcg_gen_ext32s_tl(t0, t0);
3698 tcg_gen_ext32s_tl(t1, t1);
3699 tcg_gen_brcondi_tl(TCG_COND_NE, t1, 0, l1);
3700 tcg_gen_movi_tl(cpu_gpr[rd], 0);
3701 tcg_gen_br(l3);
3702 gen_set_label(l1);
3703 tcg_gen_brcondi_tl(TCG_COND_NE, t0, INT_MIN, l2);
3704 tcg_gen_brcondi_tl(TCG_COND_NE, t1, -1, l2);
3705 tcg_gen_mov_tl(cpu_gpr[rd], t0);
3706 tcg_gen_br(l3);
3707 gen_set_label(l2);
3708 tcg_gen_div_tl(cpu_gpr[rd], t0, t1);
3709 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
3710 gen_set_label(l3);
3711 }
3712 break;
3713 case OPC_DIVU_G_2E:
3714 case OPC_DIVU_G_2F:
3715 {
3716 TCGLabel *l1 = gen_new_label();
3717 TCGLabel *l2 = gen_new_label();
3718 tcg_gen_ext32u_tl(t0, t0);
3719 tcg_gen_ext32u_tl(t1, t1);
3720 tcg_gen_brcondi_tl(TCG_COND_NE, t1, 0, l1);
3721 tcg_gen_movi_tl(cpu_gpr[rd], 0);
3722 tcg_gen_br(l2);
3723 gen_set_label(l1);
3724 tcg_gen_divu_tl(cpu_gpr[rd], t0, t1);
3725 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
3726 gen_set_label(l2);
3727 }
3728 break;
3729 case OPC_MOD_G_2E:
3730 case OPC_MOD_G_2F:
3731 {
3732 TCGLabel *l1 = gen_new_label();
3733 TCGLabel *l2 = gen_new_label();
3734 TCGLabel *l3 = gen_new_label();
3735 tcg_gen_ext32u_tl(t0, t0);
3736 tcg_gen_ext32u_tl(t1, t1);
3737 tcg_gen_brcondi_tl(TCG_COND_EQ, t1, 0, l1);
3738 tcg_gen_brcondi_tl(TCG_COND_NE, t0, INT_MIN, l2);
3739 tcg_gen_brcondi_tl(TCG_COND_NE, t1, -1, l2);
3740 gen_set_label(l1);
3741 tcg_gen_movi_tl(cpu_gpr[rd], 0);
3742 tcg_gen_br(l3);
3743 gen_set_label(l2);
3744 tcg_gen_rem_tl(cpu_gpr[rd], t0, t1);
3745 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
3746 gen_set_label(l3);
3747 }
3748 break;
3749 case OPC_MODU_G_2E:
3750 case OPC_MODU_G_2F:
3751 {
3752 TCGLabel *l1 = gen_new_label();
3753 TCGLabel *l2 = gen_new_label();
3754 tcg_gen_ext32u_tl(t0, t0);
3755 tcg_gen_ext32u_tl(t1, t1);
3756 tcg_gen_brcondi_tl(TCG_COND_NE, t1, 0, l1);
3757 tcg_gen_movi_tl(cpu_gpr[rd], 0);
3758 tcg_gen_br(l2);
3759 gen_set_label(l1);
3760 tcg_gen_remu_tl(cpu_gpr[rd], t0, t1);
3761 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
3762 gen_set_label(l2);
3763 }
3764 break;
3765 #if defined(TARGET_MIPS64)
3766 case OPC_DMULT_G_2E:
3767 case OPC_DMULT_G_2F:
3768 tcg_gen_mul_tl(cpu_gpr[rd], t0, t1);
3769 break;
3770 case OPC_DMULTU_G_2E:
3771 case OPC_DMULTU_G_2F:
3772 tcg_gen_mul_tl(cpu_gpr[rd], t0, t1);
3773 break;
3774 case OPC_DDIV_G_2E:
3775 case OPC_DDIV_G_2F:
3776 {
3777 TCGLabel *l1 = gen_new_label();
3778 TCGLabel *l2 = gen_new_label();
3779 TCGLabel *l3 = gen_new_label();
3780 tcg_gen_brcondi_tl(TCG_COND_NE, t1, 0, l1);
3781 tcg_gen_movi_tl(cpu_gpr[rd], 0);
3782 tcg_gen_br(l3);
3783 gen_set_label(l1);
3784 tcg_gen_brcondi_tl(TCG_COND_NE, t0, -1LL << 63, l2);
3785 tcg_gen_brcondi_tl(TCG_COND_NE, t1, -1LL, l2);
3786 tcg_gen_mov_tl(cpu_gpr[rd], t0);
3787 tcg_gen_br(l3);
3788 gen_set_label(l2);
3789 tcg_gen_div_tl(cpu_gpr[rd], t0, t1);
3790 gen_set_label(l3);
3791 }
3792 break;
3793 case OPC_DDIVU_G_2E:
3794 case OPC_DDIVU_G_2F:
3795 {
3796 TCGLabel *l1 = gen_new_label();
3797 TCGLabel *l2 = gen_new_label();
3798 tcg_gen_brcondi_tl(TCG_COND_NE, t1, 0, l1);
3799 tcg_gen_movi_tl(cpu_gpr[rd], 0);
3800 tcg_gen_br(l2);
3801 gen_set_label(l1);
3802 tcg_gen_divu_tl(cpu_gpr[rd], t0, t1);
3803 gen_set_label(l2);
3804 }
3805 break;
3806 case OPC_DMOD_G_2E:
3807 case OPC_DMOD_G_2F:
3808 {
3809 TCGLabel *l1 = gen_new_label();
3810 TCGLabel *l2 = gen_new_label();
3811 TCGLabel *l3 = gen_new_label();
3812 tcg_gen_brcondi_tl(TCG_COND_EQ, t1, 0, l1);
3813 tcg_gen_brcondi_tl(TCG_COND_NE, t0, -1LL << 63, l2);
3814 tcg_gen_brcondi_tl(TCG_COND_NE, t1, -1LL, l2);
3815 gen_set_label(l1);
3816 tcg_gen_movi_tl(cpu_gpr[rd], 0);
3817 tcg_gen_br(l3);
3818 gen_set_label(l2);
3819 tcg_gen_rem_tl(cpu_gpr[rd], t0, t1);
3820 gen_set_label(l3);
3821 }
3822 break;
3823 case OPC_DMODU_G_2E:
3824 case OPC_DMODU_G_2F:
3825 {
3826 TCGLabel *l1 = gen_new_label();
3827 TCGLabel *l2 = gen_new_label();
3828 tcg_gen_brcondi_tl(TCG_COND_NE, t1, 0, l1);
3829 tcg_gen_movi_tl(cpu_gpr[rd], 0);
3830 tcg_gen_br(l2);
3831 gen_set_label(l1);
3832 tcg_gen_remu_tl(cpu_gpr[rd], t0, t1);
3833 gen_set_label(l2);
3834 }
3835 break;
3836 #endif
3837 }
3838
3839 tcg_temp_free(t0);
3840 tcg_temp_free(t1);
3841 }
3842
3843 /* Loongson multimedia instructions */
3844 static void gen_loongson_multimedia(DisasContext *ctx, int rd, int rs, int rt)
3845 {
3846 uint32_t opc, shift_max;
3847 TCGv_i64 t0, t1;
3848
3849 opc = MASK_LMI(ctx->opcode);
3850 switch (opc) {
3851 case OPC_ADD_CP2:
3852 case OPC_SUB_CP2:
3853 case OPC_DADD_CP2:
3854 case OPC_DSUB_CP2:
3855 t0 = tcg_temp_local_new_i64();
3856 t1 = tcg_temp_local_new_i64();
3857 break;
3858 default:
3859 t0 = tcg_temp_new_i64();
3860 t1 = tcg_temp_new_i64();
3861 break;
3862 }
3863
3864 gen_load_fpr64(ctx, t0, rs);
3865 gen_load_fpr64(ctx, t1, rt);
3866
3867 #define LMI_HELPER(UP, LO) \
3868 case OPC_##UP: gen_helper_##LO(t0, t0, t1); break
3869 #define LMI_HELPER_1(UP, LO) \
3870 case OPC_##UP: gen_helper_##LO(t0, t0); break
3871 #define LMI_DIRECT(UP, LO, OP) \
3872 case OPC_##UP: tcg_gen_##OP##_i64(t0, t0, t1); break
3873
3874 switch (opc) {
3875 LMI_HELPER(PADDSH, paddsh);
3876 LMI_HELPER(PADDUSH, paddush);
3877 LMI_HELPER(PADDH, paddh);
3878 LMI_HELPER(PADDW, paddw);
3879 LMI_HELPER(PADDSB, paddsb);
3880 LMI_HELPER(PADDUSB, paddusb);
3881 LMI_HELPER(PADDB, paddb);
3882
3883 LMI_HELPER(PSUBSH, psubsh);
3884 LMI_HELPER(PSUBUSH, psubush);
3885 LMI_HELPER(PSUBH, psubh);
3886 LMI_HELPER(PSUBW, psubw);
3887 LMI_HELPER(PSUBSB, psubsb);
3888 LMI_HELPER(PSUBUSB, psubusb);
3889 LMI_HELPER(PSUBB, psubb);
3890
3891 LMI_HELPER(PSHUFH, pshufh);
3892 LMI_HELPER(PACKSSWH, packsswh);
3893 LMI_HELPER(PACKSSHB, packsshb);
3894 LMI_HELPER(PACKUSHB, packushb);
3895
3896 LMI_HELPER(PUNPCKLHW, punpcklhw);
3897 LMI_HELPER(PUNPCKHHW, punpckhhw);
3898 LMI_HELPER(PUNPCKLBH, punpcklbh);
3899 LMI_HELPER(PUNPCKHBH, punpckhbh);
3900 LMI_HELPER(PUNPCKLWD, punpcklwd);
3901 LMI_HELPER(PUNPCKHWD, punpckhwd);
3902
3903 LMI_HELPER(PAVGH, pavgh);
3904 LMI_HELPER(PAVGB, pavgb);
3905 LMI_HELPER(PMAXSH, pmaxsh);
3906 LMI_HELPER(PMINSH, pminsh);
3907 LMI_HELPER(PMAXUB, pmaxub);
3908 LMI_HELPER(PMINUB, pminub);
3909
3910 LMI_HELPER(PCMPEQW, pcmpeqw);
3911 LMI_HELPER(PCMPGTW, pcmpgtw);
3912 LMI_HELPER(PCMPEQH, pcmpeqh);
3913 LMI_HELPER(PCMPGTH, pcmpgth);
3914 LMI_HELPER(PCMPEQB, pcmpeqb);
3915 LMI_HELPER(PCMPGTB, pcmpgtb);
3916
3917 LMI_HELPER(PSLLW, psllw);
3918 LMI_HELPER(PSLLH, psllh);
3919 LMI_HELPER(PSRLW, psrlw);
3920 LMI_HELPER(PSRLH, psrlh);
3921 LMI_HELPER(PSRAW, psraw);
3922 LMI_HELPER(PSRAH, psrah);
3923
3924 LMI_HELPER(PMULLH, pmullh);
3925 LMI_HELPER(PMULHH, pmulhh);
3926 LMI_HELPER(PMULHUH, pmulhuh);
3927 LMI_HELPER(PMADDHW, pmaddhw);
3928
3929 LMI_HELPER(PASUBUB, pasubub);
3930 LMI_HELPER_1(BIADD, biadd);
3931 LMI_HELPER_1(PMOVMSKB, pmovmskb);
3932
3933 LMI_DIRECT(PADDD, paddd, add);
3934 LMI_DIRECT(PSUBD, psubd, sub);
3935 LMI_DIRECT(XOR_CP2, xor, xor);
3936 LMI_DIRECT(NOR_CP2, nor, nor);
3937 LMI_DIRECT(AND_CP2, and, and);
3938 LMI_DIRECT(PANDN, pandn, andc);
3939 LMI_DIRECT(OR, or, or);
3940
3941 case OPC_PINSRH_0:
3942 tcg_gen_deposit_i64(t0, t0, t1, 0, 16);
3943 break;
3944 case OPC_PINSRH_1:
3945 tcg_gen_deposit_i64(t0, t0, t1, 16, 16);
3946 break;
3947 case OPC_PINSRH_2:
3948 tcg_gen_deposit_i64(t0, t0, t1, 32, 16);
3949 break;
3950 case OPC_PINSRH_3:
3951 tcg_gen_deposit_i64(t0, t0, t1, 48, 16);
3952 break;
3953
3954 case OPC_PEXTRH:
3955 tcg_gen_andi_i64(t1, t1, 3);
3956 tcg_gen_shli_i64(t1, t1, 4);
3957 tcg_gen_shr_i64(t0, t0, t1);
3958 tcg_gen_ext16u_i64(t0, t0);
3959 break;
3960
3961 case OPC_ADDU_CP2:
3962 tcg_gen_add_i64(t0, t0, t1);
3963 tcg_gen_ext32s_i64(t0, t0);
3964 break;
3965 case OPC_SUBU_CP2:
3966 tcg_gen_sub_i64(t0, t0, t1);
3967 tcg_gen_ext32s_i64(t0, t0);
3968 break;
3969
3970 case OPC_SLL_CP2:
3971 shift_max = 32;
3972 goto do_shift;
3973 case OPC_SRL_CP2:
3974 shift_max = 32;
3975 goto do_shift;
3976 case OPC_SRA_CP2:
3977 shift_max = 32;
3978 goto do_shift;
3979 case OPC_DSLL_CP2:
3980 shift_max = 64;
3981 goto do_shift;
3982 case OPC_DSRL_CP2:
3983 shift_max = 64;
3984 goto do_shift;
3985 case OPC_DSRA_CP2:
3986 shift_max = 64;
3987 goto do_shift;
3988 do_shift:
3989 /* Make sure shift count isn't TCG undefined behaviour. */
3990 tcg_gen_andi_i64(t1, t1, shift_max - 1);
3991
3992 switch (opc) {
3993 case OPC_SLL_CP2:
3994 case OPC_DSLL_CP2:
3995 tcg_gen_shl_i64(t0, t0, t1);
3996 break;
3997 case OPC_SRA_CP2:
3998 case OPC_DSRA_CP2:
3999 /* Since SRA is UndefinedResult without sign-extended inputs,
4000 we can treat SRA and DSRA the same. */
4001 tcg_gen_sar_i64(t0, t0, t1);
4002 break;
4003 case OPC_SRL_CP2:
4004 /* We want to shift in zeros for SRL; zero-extend first. */
4005 tcg_gen_ext32u_i64(t0, t0);
4006 /* FALLTHRU */
4007 case OPC_DSRL_CP2:
4008 tcg_gen_shr_i64(t0, t0, t1);
4009 break;
4010 }
4011
4012 if (shift_max == 32) {
4013 tcg_gen_ext32s_i64(t0, t0);
4014 }
4015
4016 /* Shifts larger than MAX produce zero. */
4017 tcg_gen_setcondi_i64(TCG_COND_LTU, t1, t1, shift_max);
4018 tcg_gen_neg_i64(t1, t1);
4019 tcg_gen_and_i64(t0, t0, t1);
4020 break;
4021
4022 case OPC_ADD_CP2:
4023 case OPC_DADD_CP2:
4024 {
4025 TCGv_i64 t2 = tcg_temp_new_i64();
4026 TCGLabel *lab = gen_new_label();
4027
4028 tcg_gen_mov_i64(t2, t0);
4029 tcg_gen_add_i64(t0, t1, t2);
4030 if (opc == OPC_ADD_CP2) {
4031 tcg_gen_ext32s_i64(t0, t0);
4032 }
4033 tcg_gen_xor_i64(t1, t1, t2);
4034 tcg_gen_xor_i64(t2, t2, t0);
4035 tcg_gen_andc_i64(t1, t2, t1);
4036 tcg_temp_free_i64(t2);
4037 tcg_gen_brcondi_i64(TCG_COND_GE, t1, 0, lab);
4038 generate_exception(ctx, EXCP_OVERFLOW);
4039 gen_set_label(lab);
4040 break;
4041 }
4042
4043 case OPC_SUB_CP2:
4044 case OPC_DSUB_CP2:
4045 {
4046 TCGv_i64 t2 = tcg_temp_new_i64();
4047 TCGLabel *lab = gen_new_label();
4048
4049 tcg_gen_mov_i64(t2, t0);
4050 tcg_gen_sub_i64(t0, t1, t2);
4051 if (opc == OPC_SUB_CP2) {
4052 tcg_gen_ext32s_i64(t0, t0);
4053 }
4054 tcg_gen_xor_i64(t1, t1, t2);
4055 tcg_gen_xor_i64(t2, t2, t0);
4056 tcg_gen_and_i64(t1, t1, t2);
4057 tcg_temp_free_i64(t2);
4058 tcg_gen_brcondi_i64(TCG_COND_GE, t1, 0, lab);
4059 generate_exception(ctx, EXCP_OVERFLOW);
4060 gen_set_label(lab);
4061 break;
4062 }
4063
4064 case OPC_PMULUW:
4065 tcg_gen_ext32u_i64(t0, t0);
4066 tcg_gen_ext32u_i64(t1, t1);
4067 tcg_gen_mul_i64(t0, t0, t1);
4068 break;
4069
4070 case OPC_SEQU_CP2:
4071 case OPC_SEQ_CP2:
4072 case OPC_SLTU_CP2:
4073 case OPC_SLT_CP2:
4074 case OPC_SLEU_CP2:
4075 case OPC_SLE_CP2:
4076 /* ??? Document is unclear: Set FCC[CC]. Does that mean the
4077 FD field is the CC field? */
4078 default:
4079 MIPS_INVAL("loongson_cp2");
4080 generate_exception_end(ctx, EXCP_RI);
4081 return;
4082 }
4083
4084 #undef LMI_HELPER
4085 #undef LMI_DIRECT
4086
4087 gen_store_fpr64(ctx, t0, rd);
4088
4089 tcg_temp_free_i64(t0);
4090 tcg_temp_free_i64(t1);
4091 }
4092
4093 /* Traps */
4094 static void gen_trap (DisasContext *ctx, uint32_t opc,
4095 int rs, int rt, int16_t imm)
4096 {
4097 int cond;
4098 TCGv t0 = tcg_temp_new();
4099 TCGv t1 = tcg_temp_new();
4100
4101 cond = 0;
4102 /* Load needed operands */
4103 switch (opc) {
4104 case OPC_TEQ:
4105 case OPC_TGE:
4106 case OPC_TGEU:
4107 case OPC_TLT:
4108 case OPC_TLTU:
4109 case OPC_TNE:
4110 /* Compare two registers */
4111 if (rs != rt) {
4112 gen_load_gpr(t0, rs);
4113 gen_load_gpr(t1, rt);
4114 cond = 1;
4115 }
4116 break;
4117 case OPC_TEQI:
4118 case OPC_TGEI:
4119 case OPC_TGEIU:
4120 case OPC_TLTI:
4121 case OPC_TLTIU:
4122 case OPC_TNEI:
4123 /* Compare register to immediate */
4124 if (rs != 0 || imm != 0) {
4125 gen_load_gpr(t0, rs);
4126 tcg_gen_movi_tl(t1, (int32_t)imm);
4127 cond = 1;
4128 }
4129 break;
4130 }
4131 if (cond == 0) {
4132 switch (opc) {
4133 case OPC_TEQ: /* rs == rs */
4134 case OPC_TEQI: /* r0 == 0 */
4135 case OPC_TGE: /* rs >= rs */
4136 case OPC_TGEI: /* r0 >= 0 */
4137 case OPC_TGEU: /* rs >= rs unsigned */
4138 case OPC_TGEIU: /* r0 >= 0 unsigned */
4139 /* Always trap */
4140 generate_exception_end(ctx, EXCP_TRAP);
4141 break;
4142 case OPC_TLT: /* rs < rs */
4143 case OPC_TLTI: /* r0 < 0 */
4144 case OPC_TLTU: /* rs < rs unsigned */
4145 case OPC_TLTIU: /* r0 < 0 unsigned */
4146 case OPC_TNE: /* rs != rs */
4147 case OPC_TNEI: /* r0 != 0 */
4148 /* Never trap: treat as NOP. */
4149 break;
4150 }
4151 } else {
4152 TCGLabel *l1 = gen_new_label();
4153
4154 switch (opc) {
4155 case OPC_TEQ:
4156 case OPC_TEQI:
4157 tcg_gen_brcond_tl(TCG_COND_NE, t0, t1, l1);
4158 break;
4159 case OPC_TGE:
4160 case OPC_TGEI:
4161 tcg_gen_brcond_tl(TCG_COND_LT, t0, t1, l1);
4162 break;
4163 case OPC_TGEU:
4164 case OPC_TGEIU:
4165 tcg_gen_brcond_tl(TCG_COND_LTU, t0, t1, l1);
4166 break;
4167 case OPC_TLT:
4168 case OPC_TLTI:
4169 tcg_gen_brcond_tl(TCG_COND_GE, t0, t1, l1);
4170 break;
4171 case OPC_TLTU:
4172 case OPC_TLTIU:
4173 tcg_gen_brcond_tl(TCG_COND_GEU, t0, t1, l1);
4174 break;
4175 case OPC_TNE:
4176 case OPC_TNEI:
4177 tcg_gen_brcond_tl(TCG_COND_EQ, t0, t1, l1);
4178 break;
4179 }
4180 generate_exception(ctx, EXCP_TRAP);
4181 gen_set_label(l1);
4182 }
4183 tcg_temp_free(t0);
4184 tcg_temp_free(t1);
4185 }
4186
4187 static inline void gen_goto_tb(DisasContext *ctx, int n, target_ulong dest)
4188 {
4189 TranslationBlock *tb;
4190 tb = ctx->tb;
4191 if ((tb->pc & TARGET_PAGE_MASK) == (dest & TARGET_PAGE_MASK) &&
4192 likely(!ctx->singlestep_enabled)) {
4193 tcg_gen_goto_tb(n);
4194 gen_save_pc(dest);
4195 tcg_gen_exit_tb((uintptr_t)tb + n);
4196 } else {
4197 gen_save_pc(dest);
4198 if (ctx->singlestep_enabled) {
4199 save_cpu_state(ctx, 0);
4200 gen_helper_raise_exception_debug(cpu_env);
4201 }
4202 tcg_gen_exit_tb(0);
4203 }
4204 }
4205
4206 /* Branches (before delay slot) */
4207 static void gen_compute_branch (DisasContext *ctx, uint32_t opc,
4208 int insn_bytes,
4209 int rs, int rt, int32_t offset,
4210 int delayslot_size)
4211 {
4212 target_ulong btgt = -1;
4213 int blink = 0;
4214 int bcond_compute = 0;
4215 TCGv t0 = tcg_temp_new();
4216 TCGv t1 = tcg_temp_new();
4217
4218 if (ctx->hflags & MIPS_HFLAG_BMASK) {
4219 #ifdef MIPS_DEBUG_DISAS
4220 LOG_DISAS("Branch in delay / forbidden slot at PC 0x"
4221 TARGET_FMT_lx "\n", ctx->pc);
4222 #endif
4223 generate_exception_end(ctx, EXCP_RI);
4224 goto out;
4225 }
4226
4227 /* Load needed operands */
4228 switch (opc) {
4229 case OPC_BEQ:
4230 case OPC_BEQL:
4231 case OPC_BNE:
4232 case OPC_BNEL:
4233 /* Compare two registers */
4234 if (rs != rt) {
4235 gen_load_gpr(t0, rs);
4236 gen_load_gpr(t1, rt);
4237 bcond_compute = 1;
4238 }
4239 btgt = ctx->pc + insn_bytes + offset;
4240 break;
4241 case OPC_BGEZ:
4242 case OPC_BGEZAL:
4243 case OPC_BGEZALL:
4244 case OPC_BGEZL:
4245 case OPC_BGTZ:
4246 case OPC_BGTZL:
4247 case OPC_BLEZ:
4248 case OPC_BLEZL:
4249 case OPC_BLTZ:
4250 case OPC_BLTZAL:
4251 case OPC_BLTZALL:
4252 case OPC_BLTZL:
4253 /* Compare to zero */
4254 if (rs != 0) {
4255 gen_load_gpr(t0, rs);
4256 bcond_compute = 1;
4257 }
4258 btgt = ctx->pc + insn_bytes + offset;
4259 break;
4260 case OPC_BPOSGE32:
4261 #if defined(TARGET_MIPS64)
4262 case OPC_BPOSGE64:
4263 tcg_gen_andi_tl(t0, cpu_dspctrl, 0x7F);
4264 #else
4265 tcg_gen_andi_tl(t0, cpu_dspctrl, 0x3F);
4266 #endif
4267 bcond_compute = 1;
4268 btgt = ctx->pc + insn_bytes + offset;
4269 break;
4270 case OPC_J:
4271 case OPC_JAL:
4272 case OPC_JALX:
4273 /* Jump to immediate */
4274 btgt = ((ctx->pc + insn_bytes) & (int32_t)0xF0000000) | (uint32_t)offset;
4275 break;
4276 case OPC_JR:
4277 case OPC_JALR:
4278 /* Jump to register */
4279 if (offset != 0 && offset != 16) {
4280 /* Hint = 0 is JR/JALR, hint 16 is JR.HB/JALR.HB, the
4281 others are reserved. */
4282 MIPS_INVAL("jump hint");
4283 generate_exception_end(ctx, EXCP_RI);
4284 goto out;
4285 }
4286 gen_load_gpr(btarget, rs);
4287 break;
4288 default:
4289 MIPS_INVAL("branch/jump");
4290 generate_exception_end(ctx, EXCP_RI);
4291 goto out;
4292 }
4293 if (bcond_compute == 0) {
4294 /* No condition to be computed */
4295 switch (opc) {
4296 case OPC_BEQ: /* rx == rx */
4297 case OPC_BEQL: /* rx == rx likely */
4298 case OPC_BGEZ: /* 0 >= 0 */
4299 case OPC_BGEZL: /* 0 >= 0 likely */
4300 case OPC_BLEZ: /* 0 <= 0 */
4301 case OPC_BLEZL: /* 0 <= 0 likely */
4302 /* Always take */
4303 ctx->hflags |= MIPS_HFLAG_B;
4304 break;
4305 case OPC_BGEZAL: /* 0 >= 0 */
4306 case OPC_BGEZALL: /* 0 >= 0 likely */
4307 /* Always take and link */
4308 blink = 31;
4309 ctx->hflags |= MIPS_HFLAG_B;
4310 break;
4311 case OPC_BNE: /* rx != rx */
4312 case OPC_BGTZ: /* 0 > 0 */
4313 case OPC_BLTZ: /* 0 < 0 */
4314 /* Treat as NOP. */
4315 goto out;
4316 case OPC_BLTZAL: /* 0 < 0 */
4317 /* Handle as an unconditional branch to get correct delay
4318 slot checking. */
4319 blink = 31;
4320 btgt = ctx->pc + insn_bytes + delayslot_size;
4321 ctx->hflags |= MIPS_HFLAG_B;
4322 break;
4323 case OPC_BLTZALL: /* 0 < 0 likely */
4324 tcg_gen_movi_tl(cpu_gpr[31], ctx->pc + 8);
4325 /* Skip the instruction in the delay slot */
4326 ctx->pc += 4;
4327 goto out;
4328 case OPC_BNEL: /* rx != rx likely */
4329 case OPC_BGTZL: /* 0 > 0 likely */
4330 case OPC_BLTZL: /* 0 < 0 likely */
4331 /* Skip the instruction in the delay slot */
4332 ctx->pc += 4;
4333 goto out;
4334 case OPC_J:
4335 ctx->hflags |= MIPS_HFLAG_B;
4336 break;
4337 case OPC_JALX:
4338 ctx->hflags |= MIPS_HFLAG_BX;
4339 /* Fallthrough */
4340 case OPC_JAL:
4341 blink = 31;
4342 ctx->hflags |= MIPS_HFLAG_B;
4343 break;
4344 case OPC_JR:
4345 ctx->hflags |= MIPS_HFLAG_BR;
4346 break;
4347 case OPC_JALR:
4348 blink = rt;
4349 ctx->hflags |= MIPS_HFLAG_BR;
4350 break;
4351 default:
4352 MIPS_INVAL("branch/jump");
4353 generate_exception_end(ctx, EXCP_RI);
4354 goto out;
4355 }
4356 } else {
4357 switch (opc) {
4358 case OPC_BEQ:
4359 tcg_gen_setcond_tl(TCG_COND_EQ, bcond, t0, t1);
4360 goto not_likely;
4361 case OPC_BEQL:
4362 tcg_gen_setcond_tl(TCG_COND_EQ, bcond, t0, t1);
4363 goto likely;
4364 case OPC_BNE:
4365 tcg_gen_setcond_tl(TCG_COND_NE, bcond, t0, t1);
4366 goto not_likely;
4367 case OPC_BNEL:
4368 tcg_gen_setcond_tl(TCG_COND_NE, bcond, t0, t1);
4369 goto likely;
4370 case OPC_BGEZ:
4371 tcg_gen_setcondi_tl(TCG_COND_GE, bcond, t0, 0);
4372 goto not_likely;
4373 case OPC_BGEZL:
4374 tcg_gen_setcondi_tl(TCG_COND_GE, bcond, t0, 0);
4375 goto likely;
4376 case OPC_BGEZAL:
4377 tcg_gen_setcondi_tl(TCG_COND_GE, bcond, t0, 0);
4378 blink = 31;
4379 goto not_likely;
4380 case OPC_BGEZALL:
4381 tcg_gen_setcondi_tl(TCG_COND_GE, bcond, t0, 0);
4382 blink = 31;
4383 goto likely;
4384 case OPC_BGTZ:
4385 tcg_gen_setcondi_tl(TCG_COND_GT, bcond, t0, 0);
4386 goto not_likely;
4387 case OPC_BGTZL:
4388 tcg_gen_setcondi_tl(TCG_COND_GT, bcond, t0, 0);
4389 goto likely;
4390 case OPC_BLEZ:
4391 tcg_gen_setcondi_tl(TCG_COND_LE, bcond, t0, 0);
4392 goto not_likely;
4393 case OPC_BLEZL:
4394 tcg_gen_setcondi_tl(TCG_COND_LE, bcond, t0, 0);
4395 goto likely;
4396 case OPC_BLTZ:
4397 tcg_gen_setcondi_tl(TCG_COND_LT, bcond, t0, 0);
4398 goto not_likely;
4399 case OPC_BLTZL:
4400 tcg_gen_setcondi_tl(TCG_COND_LT, bcond, t0, 0);
4401 goto likely;
4402 case OPC_BPOSGE32:
4403 tcg_gen_setcondi_tl(TCG_COND_GE, bcond, t0, 32);
4404 goto not_likely;
4405 #if defined(TARGET_MIPS64)
4406 case OPC_BPOSGE64:
4407 tcg_gen_setcondi_tl(TCG_COND_GE, bcond, t0, 64);
4408 goto not_likely;
4409 #endif
4410 case OPC_BLTZAL:
4411 tcg_gen_setcondi_tl(TCG_COND_LT, bcond, t0, 0);
4412 blink = 31;
4413 not_likely:
4414 ctx->hflags |= MIPS_HFLAG_BC;
4415 break;
4416 case OPC_BLTZALL:
4417 tcg_gen_setcondi_tl(TCG_COND_LT, bcond, t0, 0);
4418 blink = 31;
4419 likely:
4420 ctx->hflags |= MIPS_HFLAG_BL;
4421 break;
4422 default:
4423 MIPS_INVAL("conditional branch/jump");
4424 generate_exception_end(ctx, EXCP_RI);
4425 goto out;
4426 }
4427 }
4428
4429 ctx->btarget = btgt;
4430
4431 switch (delayslot_size) {
4432 case 2:
4433 ctx->hflags |= MIPS_HFLAG_BDS16;
4434 break;
4435 case 4:
4436 ctx->hflags |= MIPS_HFLAG_BDS32;
4437 break;
4438 }
4439
4440 if (blink > 0) {
4441 int post_delay = insn_bytes + delayslot_size;
4442 int lowbit = !!(ctx->hflags & MIPS_HFLAG_M16);
4443
4444 tcg_gen_movi_tl(cpu_gpr[blink], ctx->pc + post_delay + lowbit);
4445 }
4446
4447 out:
4448 if (insn_bytes == 2)
4449 ctx->hflags |= MIPS_HFLAG_B16;
4450 tcg_temp_free(t0);
4451 tcg_temp_free(t1);
4452 }
4453
4454 /* special3 bitfield operations */
4455 static void gen_bitops (DisasContext *ctx, uint32_t opc, int rt,
4456 int rs, int lsb, int msb)
4457 {
4458 TCGv t0 = tcg_temp_new();
4459 TCGv t1 = tcg_temp_new();
4460
4461 gen_load_gpr(t1, rs);
4462 switch (opc) {
4463 case OPC_EXT:
4464 if (lsb + msb > 31) {
4465 goto fail;
4466 }
4467 tcg_gen_shri_tl(t0, t1, lsb);
4468 if (msb != 31) {
4469 tcg_gen_andi_tl(t0, t0, (1U << (msb + 1)) - 1);
4470 } else {
4471 tcg_gen_ext32s_tl(t0, t0);
4472 }
4473 break;
4474 #if defined(TARGET_MIPS64)
4475 case OPC_DEXTU:
4476 lsb += 32;
4477 goto do_dext;
4478 case OPC_DEXTM:
4479 msb += 32;
4480 goto do_dext;
4481 case OPC_DEXT:
4482 do_dext:
4483 if (lsb + msb > 63) {
4484 goto fail;
4485 }
4486 tcg_gen_shri_tl(t0, t1, lsb);
4487 if (msb != 63) {
4488 tcg_gen_andi_tl(t0, t0, (1ULL << (msb + 1)) - 1);
4489 }
4490 break;
4491 #endif
4492 case OPC_INS:
4493 if (lsb > msb) {
4494 goto fail;
4495 }
4496 gen_load_gpr(t0, rt);
4497 tcg_gen_deposit_tl(t0, t0, t1, lsb, msb - lsb + 1);
4498 tcg_gen_ext32s_tl(t0, t0);
4499 break;
4500 #if defined(TARGET_MIPS64)
4501 case OPC_DINSU:
4502 lsb += 32;
4503 /* FALLTHRU */
4504 case OPC_DINSM:
4505 msb += 32;
4506 /* FALLTHRU */
4507 case OPC_DINS:
4508 if (lsb > msb) {
4509 goto fail;
4510 }
4511 gen_load_gpr(t0, rt);
4512 tcg_gen_deposit_tl(t0, t0, t1, lsb, msb - lsb + 1);
4513 break;
4514 #endif
4515 default:
4516 fail:
4517 MIPS_INVAL("bitops");
4518 generate_exception_end(ctx, EXCP_RI);
4519 tcg_temp_free(t0);
4520 tcg_temp_free(t1);
4521 return;
4522 }
4523 gen_store_gpr(t0, rt);
4524 tcg_temp_free(t0);
4525 tcg_temp_free(t1);
4526 }
4527
4528 static void gen_bshfl (DisasContext *ctx, uint32_t op2, int rt, int rd)
4529 {
4530 TCGv t0;
4531
4532 if (rd == 0) {
4533 /* If no destination, treat it as a NOP. */
4534 return;
4535 }
4536
4537 t0 = tcg_temp_new();
4538 gen_load_gpr(t0, rt);
4539 switch (op2) {
4540 case OPC_WSBH:
4541 {
4542 TCGv t1 = tcg_temp_new();
4543
4544 tcg_gen_shri_tl(t1, t0, 8);
4545 tcg_gen_andi_tl(t1, t1, 0x00FF00FF);
4546 tcg_gen_shli_tl(t0, t0, 8);
4547 tcg_gen_andi_tl(t0, t0, ~0x00FF00FF);
4548 tcg_gen_or_tl(t0, t0, t1);
4549 tcg_temp_free(t1);
4550 tcg_gen_ext32s_tl(cpu_gpr[rd], t0);
4551 }
4552 break;
4553 case OPC_SEB:
4554 tcg_gen_ext8s_tl(cpu_gpr[rd], t0);
4555 break;
4556 case OPC_SEH:
4557 tcg_gen_ext16s_tl(cpu_gpr[rd], t0);
4558 break;
4559 #if defined(TARGET_MIPS64)
4560 case OPC_DSBH:
4561 {
4562 TCGv t1 = tcg_temp_new();
4563
4564 tcg_gen_shri_tl(t1, t0, 8);
4565 tcg_gen_andi_tl(t1, t1, 0x00FF00FF00FF00FFULL);
4566 tcg_gen_shli_tl(t0, t0, 8);
4567 tcg_gen_andi_tl(t0, t0, ~0x00FF00FF00FF00FFULL);
4568 tcg_gen_or_tl(cpu_gpr[rd], t0, t1);
4569 tcg_temp_free(t1);
4570 }
4571 break;
4572 case OPC_DSHD:
4573 {
4574 TCGv t1 = tcg_temp_new();
4575
4576 tcg_gen_shri_tl(t1, t0, 16);
4577 tcg_gen_andi_tl(t1, t1, 0x0000FFFF0000FFFFULL);
4578 tcg_gen_shli_tl(t0, t0, 16);
4579 tcg_gen_andi_tl(t0, t0, ~0x0000FFFF0000FFFFULL);
4580 tcg_gen_or_tl(t0, t0, t1);
4581 tcg_gen_shri_tl(t1, t0, 32);
4582 tcg_gen_shli_tl(t0, t0, 32);
4583 tcg_gen_or_tl(cpu_gpr[rd], t0, t1);
4584 tcg_temp_free(t1);
4585 }
4586 break;
4587 #endif
4588 default:
4589 MIPS_INVAL("bsfhl");
4590 generate_exception_end(ctx, EXCP_RI);
4591 tcg_temp_free(t0);
4592 return;
4593 }
4594 tcg_temp_free(t0);
4595 }
4596
4597 static void gen_lsa(DisasContext *ctx, int opc, int rd, int rs, int rt,
4598 int imm2)
4599 {
4600 TCGv t0;
4601 TCGv t1;
4602 if (rd == 0) {
4603 /* Treat as NOP. */
4604 return;
4605 }
4606 t0 = tcg_temp_new();
4607 t1 = tcg_temp_new();
4608 gen_load_gpr(t0, rs);
4609 gen_load_gpr(t1, rt);
4610 tcg_gen_shli_tl(t0, t0, imm2 + 1);
4611 tcg_gen_add_tl(cpu_gpr[rd], t0, t1);
4612 if (opc == OPC_LSA) {
4613 tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]);
4614 }
4615
4616 tcg_temp_free(t1);
4617 tcg_temp_free(t0);
4618
4619 return;
4620 }
4621
4622 static void gen_align(DisasContext *ctx, int opc, int rd, int rs, int rt,
4623 int bp)
4624 {
4625 TCGv t0;
4626 if (rd == 0) {
4627 /* Treat as NOP. */
4628 return;
4629 }
4630 t0 = tcg_temp_new();
4631 gen_load_gpr(t0, rt);
4632 if (bp == 0) {
4633 tcg_gen_mov_tl(cpu_gpr[rd], t0);
4634 } else {
4635 TCGv t1 = tcg_temp_new();
4636 gen_load_gpr(t1, rs);
4637 switch (opc) {
4638 case OPC_ALIGN:
4639 {
4640 TCGv_i64 t2 = tcg_temp_new_i64();
4641 tcg_gen_concat_tl_i64(t2, t1, t0);
4642 tcg_gen_shri_i64(t2, t2, 8 * (4 - bp));
4643 gen_move_low32(cpu_gpr[rd], t2);
4644 tcg_temp_free_i64(t2);
4645 }
4646 break;
4647 #if defined(TARGET_MIPS64)
4648 case OPC_DALIGN:
4649 tcg_gen_shli_tl(t0, t0, 8 * bp);
4650 tcg_gen_shri_tl(t1, t1, 8 * (8 - bp));
4651 tcg_gen_or_tl(cpu_gpr[rd], t1, t0);
4652 break;
4653 #endif
4654 }
4655 tcg_temp_free(t1);
4656 }
4657
4658 tcg_temp_free(t0);
4659 }
4660
4661 static void gen_bitswap(DisasContext *ctx, int opc, int rd, int rt)
4662 {
4663 TCGv t0;
4664 if (rd == 0) {
4665 /* Treat as NOP. */
4666 return;
4667 }
4668 t0 = tcg_temp_new();
4669 gen_load_gpr(t0, rt);
4670 switch (opc) {
4671 case OPC_BITSWAP:
4672 gen_helper_bitswap(cpu_gpr[rd], t0);
4673 break;
4674 #if defined(TARGET_MIPS64)
4675 case OPC_DBITSWAP:
4676 gen_helper_dbitswap(cpu_gpr[rd], t0);
4677 break;
4678 #endif
4679 }
4680 tcg_temp_free(t0);
4681 }
4682
4683 #ifndef CONFIG_USER_ONLY
4684 /* CP0 (MMU and control) */
4685 static inline void gen_mthc0_entrylo(TCGv arg, target_ulong off)
4686 {
4687 TCGv_i64 t0 = tcg_temp_new_i64();
4688 TCGv_i64 t1 = tcg_temp_new_i64();
4689
4690 tcg_gen_ext_tl_i64(t0, arg);
4691 tcg_gen_ld_i64(t1, cpu_env, off);
4692 #if defined(TARGET_MIPS64)
4693 tcg_gen_deposit_i64(t1, t1, t0, 30, 32);
4694 #else
4695 tcg_gen_concat32_i64(t1, t1, t0);
4696 #endif
4697 tcg_gen_st_i64(t1, cpu_env, off);
4698 tcg_temp_free_i64(t1);
4699 tcg_temp_free_i64(t0);
4700 }
4701
4702 static inline void gen_mthc0_store64(TCGv arg, target_ulong off)
4703 {
4704 TCGv_i64 t0 = tcg_temp_new_i64();
4705 TCGv_i64 t1 = tcg_temp_new_i64();
4706
4707 tcg_gen_ext_tl_i64(t0, arg);
4708 tcg_gen_ld_i64(t1, cpu_env, off);
4709 tcg_gen_concat32_i64(t1, t1, t0);
4710 tcg_gen_st_i64(t1, cpu_env, off);
4711 tcg_temp_free_i64(t1);
4712 tcg_temp_free_i64(t0);
4713 }
4714
4715 static inline void gen_mfhc0_entrylo(TCGv arg, target_ulong off)
4716 {
4717 TCGv_i64 t0 = tcg_temp_new_i64();
4718
4719 tcg_gen_ld_i64(t0, cpu_env, off);
4720 #if defined(TARGET_MIPS64)
4721 tcg_gen_shri_i64(t0, t0, 30);
4722 #else
4723 tcg_gen_shri_i64(t0, t0, 32);
4724 #endif
4725 gen_move_low32(arg, t0);
4726 tcg_temp_free_i64(t0);
4727 }
4728
4729 static inline void gen_mfhc0_load64(TCGv arg, target_ulong off, int shift)
4730 {
4731 TCGv_i64 t0 = tcg_temp_new_i64();
4732
4733 tcg_gen_ld_i64(t0, cpu_env, off);
4734 tcg_gen_shri_i64(t0, t0, 32 + shift);
4735 gen_move_low32(arg, t0);
4736 tcg_temp_free_i64(t0);
4737 }
4738
4739 static inline void gen_mfc0_load32 (TCGv arg, target_ulong off)
4740 {
4741 TCGv_i32 t0 = tcg_temp_new_i32();
4742
4743 tcg_gen_ld_i32(t0, cpu_env, off);
4744 tcg_gen_ext_i32_tl(arg, t0);
4745 tcg_temp_free_i32(t0);
4746 }
4747
4748 static inline void gen_mfc0_load64 (TCGv arg, target_ulong off)
4749 {
4750 tcg_gen_ld_tl(arg, cpu_env, off);
4751 tcg_gen_ext32s_tl(arg, arg);
4752 }
4753
4754 static inline void gen_mtc0_store32 (TCGv arg, target_ulong off)
4755 {
4756 TCGv_i32 t0 = tcg_temp_new_i32();
4757
4758 tcg_gen_trunc_tl_i32(t0, arg);
4759 tcg_gen_st_i32(t0, cpu_env, off);
4760 tcg_temp_free_i32(t0);
4761 }
4762
4763 static void gen_mfhc0(DisasContext *ctx, TCGv arg, int reg, int sel)
4764 {
4765 const char *rn = "invalid";
4766
4767 if (!(ctx->hflags & MIPS_HFLAG_ELPA)) {
4768 goto mfhc0_read_zero;
4769 }
4770
4771 switch (reg) {
4772 case 2:
4773 switch (sel) {
4774 case 0:
4775 gen_mfhc0_entrylo(arg, offsetof(CPUMIPSState, CP0_EntryLo0));
4776 rn = "EntryLo0";
4777 break;
4778 default:
4779 goto mfhc0_read_zero;
4780 }
4781 break;
4782 case 3:
4783 switch (sel) {
4784 case 0:
4785 gen_mfhc0_entrylo(arg, offsetof(CPUMIPSState, CP0_EntryLo1));
4786 rn = "EntryLo1";
4787 break;
4788 default:
4789 goto mfhc0_read_zero;
4790 }
4791 break;
4792 case 17:
4793 switch (sel) {
4794 case 0:
4795 gen_mfhc0_load64(arg, offsetof(CPUMIPSState, lladdr),
4796 ctx->CP0_LLAddr_shift);
4797 rn = "LLAddr";
4798 break;
4799 default:
4800 goto mfhc0_read_zero;
4801 }
4802 break;
4803 case 28:
4804 switch (sel) {
4805 case 0:
4806 case 2:
4807 case 4:
4808 case 6:
4809 gen_mfhc0_load64(arg, offsetof(CPUMIPSState, CP0_TagLo), 0);
4810 rn = "TagLo";
4811 break;
4812 default:
4813 goto mfhc0_read_zero;
4814 }
4815 break;
4816 default:
4817 goto mfhc0_read_zero;
4818 }
4819
4820 (void)rn; /* avoid a compiler warning */
4821 LOG_DISAS("mfhc0 %s (reg %d sel %d)\n", rn, reg, sel);
4822 return;
4823
4824 mfhc0_read_zero:
4825 LOG_DISAS("mfhc0 %s (reg %d sel %d)\n", rn, reg, sel);
4826 tcg_gen_movi_tl(arg, 0);
4827 }
4828
4829 static void gen_mthc0(DisasContext *ctx, TCGv arg, int reg, int sel)
4830 {
4831 const char *rn = "invalid";
4832 uint64_t mask = ctx->PAMask >> 36;
4833
4834 if (!(ctx->hflags & MIPS_HFLAG_ELPA)) {
4835 goto mthc0_nop;
4836 }
4837
4838 switch (reg) {
4839 case 2:
4840 switch (sel) {
4841 case 0:
4842 tcg_gen_andi_tl(arg, arg, mask);
4843 gen_mthc0_entrylo(arg, offsetof(CPUMIPSState, CP0_EntryLo0));
4844 rn = "EntryLo0";
4845 break;
4846 default:
4847 goto mthc0_nop;
4848 }
4849 break;
4850 case 3:
4851 switch (sel) {
4852 case 0:
4853 tcg_gen_andi_tl(arg, arg, mask);
4854 gen_mthc0_entrylo(arg, offsetof(CPUMIPSState, CP0_EntryLo1));
4855 rn = "EntryLo1";
4856 break;
4857 default:
4858 goto mthc0_nop;
4859 }
4860 break;
4861 case 17:
4862 switch (sel) {
4863 case 0:
4864 /* LLAddr is read-only (the only exception is bit 0 if LLB is
4865 supported); the CP0_LLAddr_rw_bitmask does not seem to be
4866 relevant for modern MIPS cores supporting MTHC0, therefore
4867 treating MTHC0 to LLAddr as NOP. */
4868 rn = "LLAddr";
4869 break;
4870 default:
4871 goto mthc0_nop;
4872 }
4873 break;
4874 case 28:
4875 switch (sel) {
4876 case 0:
4877 case 2:
4878 case 4:
4879 case 6:
4880 tcg_gen_andi_tl(arg, arg, mask);
4881 gen_mthc0_store64(arg, offsetof(CPUMIPSState, CP0_TagLo));
4882 rn = "TagLo";
4883 break;
4884 default:
4885 goto mthc0_nop;
4886 }
4887 break;
4888 default:
4889 goto mthc0_nop;
4890 }
4891
4892 (void)rn; /* avoid a compiler warning */
4893 mthc0_nop:
4894 LOG_DISAS("mthc0 %s (reg %d sel %d)\n", rn, reg, sel);
4895 }
4896
4897 static inline void gen_mfc0_unimplemented(DisasContext *ctx, TCGv arg)
4898 {
4899 if (ctx->insn_flags & ISA_MIPS32R6) {
4900 tcg_gen_movi_tl(arg, 0);
4901 } else {
4902 tcg_gen_movi_tl(arg, ~0);
4903 }
4904 }
4905
4906 #define CP0_CHECK(c) \
4907 do { \
4908 if (!(c)) { \
4909 goto cp0_unimplemented; \
4910 } \
4911 } while (0)
4912
4913 static void gen_mfc0(DisasContext *ctx, TCGv arg, int reg, int sel)
4914 {
4915 const char *rn = "invalid";
4916
4917 if (sel != 0)
4918 check_insn(ctx, ISA_MIPS32);
4919
4920 switch (reg) {
4921 case 0:
4922 switch (sel) {
4923 case 0:
4924 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Index));
4925 rn = "Index";
4926 break;
4927 case 1:
4928 CP0_CHECK(ctx->insn_flags & ASE_MT);
4929 gen_helper_mfc0_mvpcontrol(arg, cpu_env);
4930 rn = "MVPControl";
4931 break;
4932 case 2:
4933 CP0_CHECK(ctx->insn_flags & ASE_MT);
4934 gen_helper_mfc0_mvpconf0(arg, cpu_env);
4935 rn = "MVPConf0";
4936 break;
4937 case 3:
4938 CP0_CHECK(ctx->insn_flags & ASE_MT);
4939 gen_helper_mfc0_mvpconf1(arg, cpu_env);
4940 rn = "MVPConf1";
4941 break;
4942 default:
4943 goto cp0_unimplemented;
4944 }
4945 break;
4946 case 1:
4947 switch (sel) {
4948 case 0:
4949 CP0_CHECK(!(ctx->insn_flags & ISA_MIPS32R6));
4950 gen_helper_mfc0_random(arg, cpu_env);
4951 rn = "Random";
4952 break;
4953 case 1:
4954 CP0_CHECK(ctx->insn_flags & ASE_MT);
4955 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_VPEControl));
4956 rn = "VPEControl";
4957 break;
4958 case 2:
4959 CP0_CHECK(ctx->insn_flags & ASE_MT);
4960 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_VPEConf0));
4961 rn = "VPEConf0";
4962 break;
4963 case 3:
4964 CP0_CHECK(ctx->insn_flags & ASE_MT);
4965 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_VPEConf1));
4966 rn = "VPEConf1";
4967 break;
4968 case 4:
4969 CP0_CHECK(ctx->insn_flags & ASE_MT);
4970 gen_mfc0_load64(arg, offsetof(CPUMIPSState, CP0_YQMask));
4971 rn = "YQMask";
4972 break;
4973 case 5:
4974 CP0_CHECK(ctx->insn_flags & ASE_MT);
4975 gen_mfc0_load64(arg, offsetof(CPUMIPSState, CP0_VPESchedule));
4976 rn = "VPESchedule";
4977 break;
4978 case 6:
4979 CP0_CHECK(ctx->insn_flags & ASE_MT);
4980 gen_mfc0_load64(arg, offsetof(CPUMIPSState, CP0_VPEScheFBack));
4981 rn = "VPEScheFBack";
4982 break;
4983 case 7:
4984 CP0_CHECK(ctx->insn_flags & ASE_MT);
4985 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_VPEOpt));
4986 rn = "VPEOpt";
4987 break;
4988 default:
4989 goto cp0_unimplemented;
4990 }
4991 break;
4992 case 2:
4993 switch (sel) {
4994 case 0:
4995 {
4996 TCGv_i64 tmp = tcg_temp_new_i64();
4997 tcg_gen_ld_i64(tmp, cpu_env,
4998 offsetof(CPUMIPSState, CP0_EntryLo0));
4999 #if defined(TARGET_MIPS64)
5000 if (ctx->rxi) {
5001 /* Move RI/XI fields to bits 31:30 */
5002 tcg_gen_shri_tl(arg, tmp, CP0EnLo_XI);
5003 tcg_gen_deposit_tl(tmp, tmp, arg, 30, 2);
5004 }
5005 #endif
5006 gen_move_low32(arg, tmp);
5007 tcg_temp_free_i64(tmp);
5008 }
5009 rn = "EntryLo0";
5010 break;
5011 case 1:
5012 CP0_CHECK(ctx->insn_flags & ASE_MT);
5013 gen_helper_mfc0_tcstatus(arg, cpu_env);
5014 rn = "TCStatus";
5015 break;
5016 case 2:
5017 CP0_CHECK(ctx->insn_flags & ASE_MT);
5018 gen_helper_mfc0_tcbind(arg, cpu_env);
5019 rn = "TCBind";
5020 break;
5021 case 3:
5022 CP0_CHECK(ctx->insn_flags & ASE_MT);
5023 gen_helper_mfc0_tcrestart(arg, cpu_env);
5024 rn = "TCRestart";
5025 break;
5026 case 4:
5027 CP0_CHECK(ctx->insn_flags & ASE_MT);
5028 gen_helper_mfc0_tchalt(arg, cpu_env);
5029 rn = "TCHalt";
5030 break;
5031 case 5:
5032 CP0_CHECK(ctx->insn_flags & ASE_MT);
5033 gen_helper_mfc0_tccontext(arg, cpu_env);
5034 rn = "TCContext";
5035 break;
5036 case 6:
5037 CP0_CHECK(ctx->insn_flags & ASE_MT);
5038 gen_helper_mfc0_tcschedule(arg, cpu_env);
5039 rn = "TCSchedule";
5040 break;
5041 case 7:
5042 CP0_CHECK(ctx->insn_flags & ASE_MT);
5043 gen_helper_mfc0_tcschefback(arg, cpu_env);
5044 rn = "TCScheFBack";
5045 break;
5046 default:
5047 goto cp0_unimplemented;
5048 }
5049 break;
5050 case 3:
5051 switch (sel) {
5052 case 0:
5053 {
5054 TCGv_i64 tmp = tcg_temp_new_i64();
5055 tcg_gen_ld_i64(tmp, cpu_env,
5056 offsetof(CPUMIPSState, CP0_EntryLo1));
5057 #if defined(TARGET_MIPS64)
5058 if (ctx->rxi) {
5059 /* Move RI/XI fields to bits 31:30 */
5060 tcg_gen_shri_tl(arg, tmp, CP0EnLo_XI);
5061 tcg_gen_deposit_tl(tmp, tmp, arg, 30, 2);
5062 }
5063 #endif
5064 gen_move_low32(arg, tmp);
5065 tcg_temp_free_i64(tmp);
5066 }
5067 rn = "EntryLo1";
5068 break;
5069 default:
5070 goto cp0_unimplemented;
5071 }
5072 break;
5073 case 4:
5074 switch (sel) {
5075 case 0:
5076 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_Context));
5077 tcg_gen_ext32s_tl(arg, arg);
5078 rn = "Context";
5079 break;
5080 case 1:
5081 // gen_helper_mfc0_contextconfig(arg); /* SmartMIPS ASE */
5082 rn = "ContextConfig";
5083 goto cp0_unimplemented;
5084 // break;
5085 case 2:
5086 CP0_CHECK(ctx->ulri);
5087 tcg_gen_ld32s_tl(arg, cpu_env,
5088 offsetof(CPUMIPSState, active_tc.CP0_UserLocal));
5089 rn = "UserLocal";
5090 break;
5091 default:
5092 goto cp0_unimplemented;
5093 }
5094 break;
5095 case 5:
5096 switch (sel) {
5097 case 0:
5098 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_PageMask));
5099 rn = "PageMask";
5100 break;
5101 case 1:
5102 check_insn(ctx, ISA_MIPS32R2);
5103 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_PageGrain));
5104 rn = "PageGrain";
5105 break;
5106 default:
5107 goto cp0_unimplemented;
5108 }
5109 break;
5110 case 6:
5111 switch (sel) {
5112 case 0:
5113 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Wired));
5114 rn = "Wired";
5115 break;
5116 case 1:
5117 check_insn(ctx, ISA_MIPS32R2);
5118 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf0));
5119 rn = "SRSConf0";
5120 break;
5121 case 2:
5122 check_insn(ctx, ISA_MIPS32R2);
5123 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf1));
5124 rn = "SRSConf1";
5125 break;
5126 case 3:
5127 check_insn(ctx, ISA_MIPS32R2);
5128 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf2));
5129 rn = "SRSConf2";
5130 break;
5131 case 4:
5132 check_insn(ctx, ISA_MIPS32R2);
5133 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf3));
5134 rn = "SRSConf3";
5135 break;
5136 case 5:
5137 check_insn(ctx, ISA_MIPS32R2);
5138 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf4));
5139 rn = "SRSConf4";
5140 break;
5141 default:
5142 goto cp0_unimplemented;
5143 }
5144 break;
5145 case 7:
5146 switch (sel) {
5147 case 0:
5148 check_insn(ctx, ISA_MIPS32R2);
5149 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_HWREna));
5150 rn = "HWREna";
5151 break;
5152 default:
5153 goto cp0_unimplemented;
5154 }
5155 break;
5156 case 8:
5157 switch (sel) {
5158 case 0:
5159 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_BadVAddr));
5160 tcg_gen_ext32s_tl(arg, arg);
5161 rn = "BadVAddr";
5162 break;
5163 case 1:
5164 CP0_CHECK(ctx->bi);
5165 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_BadInstr));
5166 rn = "BadInstr";
5167 break;
5168 case 2:
5169 CP0_CHECK(ctx->bp);
5170 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_BadInstrP));
5171 rn = "BadInstrP";
5172 break;
5173 default:
5174 goto cp0_unimplemented;
5175 }
5176 break;
5177 case 9:
5178 switch (sel) {
5179 case 0:
5180 /* Mark as an IO operation because we read the time. */
5181 if (ctx->tb->cflags & CF_USE_ICOUNT) {
5182 gen_io_start();
5183 }
5184 gen_helper_mfc0_count(arg, cpu_env);
5185 if (ctx->tb->cflags & CF_USE_ICOUNT) {
5186 gen_io_end();
5187 }
5188 /* Break the TB to be able to take timer interrupts immediately
5189 after reading count. */
5190 ctx->bstate = BS_STOP;
5191 rn = "Count";
5192 break;
5193 /* 6,7 are implementation dependent */
5194 default:
5195 goto cp0_unimplemented;
5196 }
5197 break;
5198 case 10:
5199 switch (sel) {
5200 case 0:
5201 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_EntryHi));
5202 tcg_gen_ext32s_tl(arg, arg);
5203 rn = "EntryHi";
5204 break;
5205 default:
5206 goto cp0_unimplemented;
5207 }
5208 break;
5209 case 11:
5210 switch (sel) {
5211 case 0:
5212 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Compare));
5213 rn = "Compare";
5214 break;
5215 /* 6,7 are implementation dependent */
5216 default:
5217 goto cp0_unimplemented;
5218 }
5219 break;
5220 case 12:
5221 switch (sel) {
5222 case 0:
5223 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Status));
5224 rn = "Status";
5225 break;
5226 case 1:
5227 check_insn(ctx, ISA_MIPS32R2);
5228 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_IntCtl));
5229 rn = "IntCtl";
5230 break;
5231 case 2:
5232 check_insn(ctx, ISA_MIPS32R2);
5233 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSCtl));
5234 rn = "SRSCtl";
5235 break;
5236 case 3:
5237 check_insn(ctx, ISA_MIPS32R2);
5238 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSMap));
5239 rn = "SRSMap";
5240 break;
5241 default:
5242 goto cp0_unimplemented;
5243 }
5244 break;
5245 case 13:
5246 switch (sel) {
5247 case 0:
5248 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Cause));
5249 rn = "Cause";
5250 break;
5251 default:
5252 goto cp0_unimplemented;
5253 }
5254 break;
5255 case 14:
5256 switch (sel) {
5257 case 0:
5258 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_EPC));
5259 tcg_gen_ext32s_tl(arg, arg);
5260 rn = "EPC";
5261 break;
5262 default:
5263 goto cp0_unimplemented;
5264 }
5265 break;
5266 case 15:
5267 switch (sel) {
5268 case 0:
5269 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_PRid));
5270 rn = "PRid";
5271 break;
5272 case 1:
5273 check_insn(ctx, ISA_MIPS32R2);
5274 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_EBase));
5275 rn = "EBase";
5276 break;
5277 default:
5278 goto cp0_unimplemented;
5279 }
5280 break;
5281 case 16:
5282 switch (sel) {
5283 case 0:
5284 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config0));
5285 rn = "Config";
5286 break;
5287 case 1:
5288 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config1));
5289 rn = "Config1";
5290 break;
5291 case 2:
5292 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config2));
5293 rn = "Config2";
5294 break;
5295 case 3:
5296 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config3));
5297 rn = "Config3";
5298 break;
5299 case 4:
5300 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config4));
5301 rn = "Config4";
5302 break;
5303 case 5:
5304 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config5));
5305 rn = "Config5";
5306 break;
5307 /* 6,7 are implementation dependent */
5308 case 6:
5309 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config6));
5310 rn = "Config6";
5311 break;
5312 case 7:
5313 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config7));
5314 rn = "Config7";
5315 break;
5316 default:
5317 goto cp0_unimplemented;
5318 }
5319 break;
5320 case 17:
5321 switch (sel) {
5322 case 0:
5323 gen_helper_mfc0_lladdr(arg, cpu_env);
5324 rn = "LLAddr";
5325 break;
5326 default:
5327 goto cp0_unimplemented;
5328 }
5329 break;
5330 case 18:
5331 switch (sel) {
5332 case 0 ... 7:
5333 gen_helper_1e0i(mfc0_watchlo, arg, sel);
5334 rn = "WatchLo";
5335 break;
5336 default:
5337 goto cp0_unimplemented;
5338 }
5339 break;
5340 case 19:
5341 switch (sel) {
5342 case 0 ...7:
5343 gen_helper_1e0i(mfc0_watchhi, arg, sel);
5344 rn = "WatchHi";
5345 break;
5346 default:
5347 goto cp0_unimplemented;
5348 }
5349 break;
5350 case 20:
5351 switch (sel) {
5352 case 0:
5353 #if defined(TARGET_MIPS64)
5354 check_insn(ctx, ISA_MIPS3);
5355 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_XContext));
5356 tcg_gen_ext32s_tl(arg, arg);
5357 rn = "XContext";
5358 break;
5359 #endif
5360 default:
5361 goto cp0_unimplemented;
5362 }
5363 break;
5364 case 21:
5365 /* Officially reserved, but sel 0 is used for R1x000 framemask */
5366 CP0_CHECK(!(ctx->insn_flags & ISA_MIPS32R6));
5367 switch (sel) {
5368 case 0:
5369 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Framemask));
5370 rn = "Framemask";
5371 break;
5372 default:
5373 goto cp0_unimplemented;
5374 }
5375 break;
5376 case 22:
5377 tcg_gen_movi_tl(arg, 0); /* unimplemented */
5378 rn = "'Diagnostic"; /* implementation dependent */
5379 break;
5380 case 23:
5381 switch (sel) {
5382 case 0:
5383 gen_helper_mfc0_debug(arg, cpu_env); /* EJTAG support */
5384 rn = "Debug";
5385 break;
5386 case 1:
5387 // gen_helper_mfc0_tracecontrol(arg); /* PDtrace support */
5388 rn = "TraceControl";
5389 // break;
5390 case 2:
5391 // gen_helper_mfc0_tracecontrol2(arg); /* PDtrace support */
5392 rn = "TraceControl2";
5393 // break;
5394 case 3:
5395 // gen_helper_mfc0_usertracedata(arg); /* PDtrace support */
5396 rn = "UserTraceData";
5397 // break;
5398 case 4:
5399 // gen_helper_mfc0_tracebpc(arg); /* PDtrace support */
5400 rn = "TraceBPC";
5401 // break;
5402 default:
5403 goto cp0_unimplemented;
5404 }
5405 break;
5406 case 24:
5407 switch (sel) {
5408 case 0:
5409 /* EJTAG support */
5410 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_DEPC));
5411 tcg_gen_ext32s_tl(arg, arg);
5412 rn = "DEPC";
5413 break;
5414 default:
5415 goto cp0_unimplemented;
5416 }
5417 break;
5418 case 25:
5419 switch (sel) {
5420 case 0:
5421 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Performance0));
5422 rn = "Performance0";
5423 break;
5424 case 1:
5425 // gen_helper_mfc0_performance1(arg);
5426 rn = "Performance1";
5427 // break;
5428 case 2:
5429 // gen_helper_mfc0_performance2(arg);
5430 rn = "Performance2";
5431 // break;
5432 case 3:
5433 // gen_helper_mfc0_performance3(arg);
5434 rn = "Performance3";
5435 // break;
5436 case 4:
5437 // gen_helper_mfc0_performance4(arg);
5438 rn = "Performance4";
5439 // break;
5440 case 5:
5441 // gen_helper_mfc0_performance5(arg);
5442 rn = "Performance5";
5443 // break;
5444 case 6:
5445 // gen_helper_mfc0_performance6(arg);
5446 rn = "Performance6";
5447 // break;
5448 case 7:
5449 // gen_helper_mfc0_performance7(arg);
5450 rn = "Performance7";
5451 // break;
5452 default:
5453 goto cp0_unimplemented;
5454 }
5455 break;
5456 case 26:
5457 tcg_gen_movi_tl(arg, 0); /* unimplemented */
5458 rn = "ECC";
5459 break;
5460 case 27:
5461 switch (sel) {
5462 case 0 ... 3:
5463 tcg_gen_movi_tl(arg, 0); /* unimplemented */
5464 rn = "CacheErr";
5465 break;
5466 default:
5467 goto cp0_unimplemented;
5468 }
5469 break;
5470 case 28:
5471 switch (sel) {
5472 case 0:
5473 case 2:
5474 case 4:
5475 case 6:
5476 {
5477 TCGv_i64 tmp = tcg_temp_new_i64();
5478 tcg_gen_ld_i64(tmp, cpu_env, offsetof(CPUMIPSState, CP0_TagLo));
5479 gen_move_low32(arg, tmp);
5480 tcg_temp_free_i64(tmp);
5481 }
5482 rn = "TagLo";
5483 break;
5484 case 1:
5485 case 3:
5486 case 5:
5487 case 7:
5488 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_DataLo));
5489 rn = "DataLo";
5490 break;
5491 default:
5492 goto cp0_unimplemented;
5493 }
5494 break;
5495 case 29:
5496 switch (sel) {
5497 case 0:
5498 case 2:
5499 case 4:
5500 case 6:
5501 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_TagHi));
5502 rn = "TagHi";
5503 break;
5504 case 1:
5505 case 3:
5506 case 5:
5507 case 7:
5508 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_DataHi));
5509 rn = "DataHi";
5510 break;
5511 default:
5512 goto cp0_unimplemented;
5513 }
5514 break;
5515 case 30:
5516 switch (sel) {
5517 case 0:
5518 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_ErrorEPC));
5519 tcg_gen_ext32s_tl(arg, arg);
5520 rn = "ErrorEPC";
5521 break;
5522 default:
5523 goto cp0_unimplemented;
5524 }
5525 break;
5526 case 31:
5527 switch (sel) {
5528 case 0:
5529 /* EJTAG support */
5530 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_DESAVE));
5531 rn = "DESAVE";
5532 break;
5533 case 2 ... 7:
5534 CP0_CHECK(ctx->kscrexist & (1 << sel));
5535 tcg_gen_ld_tl(arg, cpu_env,
5536 offsetof(CPUMIPSState, CP0_KScratch[sel-2]));
5537 tcg_gen_ext32s_tl(arg, arg);
5538 rn = "KScratch";
5539 break;
5540 default:
5541 goto cp0_unimplemented;
5542 }
5543 break;
5544 default:
5545 goto cp0_unimplemented;
5546 }
5547 (void)rn; /* avoid a compiler warning */
5548 LOG_DISAS("mfc0 %s (reg %d sel %d)\n", rn, reg, sel);
5549 return;
5550
5551 cp0_unimplemented:
5552 LOG_DISAS("mfc0 %s (reg %d sel %d)\n", rn, reg, sel);
5553 gen_mfc0_unimplemented(ctx, arg);
5554 }
5555
5556 static void gen_mtc0(DisasContext *ctx, TCGv arg, int reg, int sel)
5557 {
5558 const char *rn = "invalid";
5559
5560 if (sel != 0)
5561 check_insn(ctx, ISA_MIPS32);
5562
5563 if (ctx->tb->cflags & CF_USE_ICOUNT) {
5564 gen_io_start();
5565 }
5566
5567 switch (reg) {
5568 case 0:
5569 switch (sel) {
5570 case 0:
5571 gen_helper_mtc0_index(cpu_env, arg);
5572 rn = "Index";
5573 break;
5574 case 1:
5575 CP0_CHECK(ctx->insn_flags & ASE_MT);
5576 gen_helper_mtc0_mvpcontrol(cpu_env, arg);
5577 rn = "MVPControl";
5578 break;
5579 case 2:
5580 CP0_CHECK(ctx->insn_flags & ASE_MT);
5581 /* ignored */
5582 rn = "MVPConf0";
5583 break;
5584 case 3:
5585 CP0_CHECK(ctx->insn_flags & ASE_MT);
5586 /* ignored */
5587 rn = "MVPConf1";
5588 break;
5589 default:
5590 goto cp0_unimplemented;
5591 }
5592 break;
5593 case 1:
5594 switch (sel) {
5595 case 0:
5596 /* ignored */
5597 rn = "Random";
5598 break;
5599 case 1:
5600 CP0_CHECK(ctx->insn_flags & ASE_MT);
5601 gen_helper_mtc0_vpecontrol(cpu_env, arg);
5602 rn = "VPEControl";
5603 break;
5604 case 2:
5605 CP0_CHECK(ctx->insn_flags & ASE_MT);
5606 gen_helper_mtc0_vpeconf0(cpu_env, arg);
5607 rn = "VPEConf0";
5608 break;
5609 case 3:
5610 CP0_CHECK(ctx->insn_flags & ASE_MT);
5611 gen_helper_mtc0_vpeconf1(cpu_env, arg);
5612 rn = "VPEConf1";
5613 break;
5614 case 4:
5615 CP0_CHECK(ctx->insn_flags & ASE_MT);
5616 gen_helper_mtc0_yqmask(cpu_env, arg);
5617 rn = "YQMask";
5618 break;
5619 case 5:
5620 CP0_CHECK(ctx->insn_flags & ASE_MT);
5621 tcg_gen_st_tl(arg, cpu_env,
5622 offsetof(CPUMIPSState, CP0_VPESchedule));
5623 rn = "VPESchedule";
5624 break;
5625 case 6:
5626 CP0_CHECK(ctx->insn_flags & ASE_MT);
5627 tcg_gen_st_tl(arg, cpu_env,
5628 offsetof(CPUMIPSState, CP0_VPEScheFBack));
5629 rn = "VPEScheFBack";
5630 break;
5631 case 7:
5632 CP0_CHECK(ctx->insn_flags & ASE_MT);
5633 gen_helper_mtc0_vpeopt(cpu_env, arg);
5634 rn = "VPEOpt";
5635 break;
5636 default:
5637 goto cp0_unimplemented;
5638 }
5639 break;
5640 case 2:
5641 switch (sel) {
5642 case 0:
5643 gen_helper_mtc0_entrylo0(cpu_env, arg);
5644 rn = "EntryLo0";
5645 break;
5646 case 1:
5647 CP0_CHECK(ctx->insn_flags & ASE_MT);
5648 gen_helper_mtc0_tcstatus(cpu_env, arg);
5649 rn = "TCStatus";
5650 break;
5651 case 2:
5652 CP0_CHECK(ctx->insn_flags & ASE_MT);
5653 gen_helper_mtc0_tcbind(cpu_env, arg);
5654 rn = "TCBind";
5655 break;
5656 case 3:
5657 CP0_CHECK(ctx->insn_flags & ASE_MT);
5658 gen_helper_mtc0_tcrestart(cpu_env, arg);
5659 rn = "TCRestart";
5660 break;
5661 case 4:
5662 CP0_CHECK(ctx->insn_flags & ASE_MT);
5663 gen_helper_mtc0_tchalt(cpu_env, arg);
5664 rn = "TCHalt";
5665 break;
5666 case 5:
5667 CP0_CHECK(ctx->insn_flags & ASE_MT);
5668 gen_helper_mtc0_tccontext(cpu_env, arg);
5669 rn = "TCContext";
5670 break;
5671 case 6:
5672 CP0_CHECK(ctx->insn_flags & ASE_MT);
5673 gen_helper_mtc0_tcschedule(cpu_env, arg);
5674 rn = "TCSchedule";
5675 break;
5676 case 7:
5677 CP0_CHECK(ctx->insn_flags & ASE_MT);
5678 gen_helper_mtc0_tcschefback(cpu_env, arg);
5679 rn = "TCScheFBack";
5680 break;
5681 default:
5682 goto cp0_unimplemented;
5683 }
5684 break;
5685 case 3:
5686 switch (sel) {
5687 case 0:
5688 gen_helper_mtc0_entrylo1(cpu_env, arg);
5689 rn = "EntryLo1";
5690 break;
5691 default:
5692 goto cp0_unimplemented;
5693 }
5694 break;
5695 case 4:
5696 switch (sel) {
5697 case 0:
5698 gen_helper_mtc0_context(cpu_env, arg);
5699 rn = "Context";
5700 break;
5701 case 1:
5702 // gen_helper_mtc0_contextconfig(cpu_env, arg); /* SmartMIPS ASE */
5703 rn = "ContextConfig";
5704 goto cp0_unimplemented;
5705 // break;
5706 case 2:
5707 CP0_CHECK(ctx->ulri);
5708 tcg_gen_st_tl(arg, cpu_env,
5709 offsetof(CPUMIPSState, active_tc.CP0_UserLocal));
5710 rn = "UserLocal";
5711 break;
5712 default:
5713 goto cp0_unimplemented;
5714 }
5715 break;
5716 case 5:
5717 switch (sel) {
5718 case 0:
5719 gen_helper_mtc0_pagemask(cpu_env, arg);
5720 rn = "PageMask";
5721 break;
5722 case 1:
5723 check_insn(ctx, ISA_MIPS32R2);
5724 gen_helper_mtc0_pagegrain(cpu_env, arg);
5725 rn = "PageGrain";
5726 ctx->bstate = BS_STOP;
5727 break;
5728 default:
5729 goto cp0_unimplemented;
5730 }
5731 break;
5732 case 6:
5733 switch (sel) {
5734 case 0:
5735 gen_helper_mtc0_wired(cpu_env, arg);
5736 rn = "Wired";
5737 break;
5738 case 1:
5739 check_insn(ctx, ISA_MIPS32R2);
5740 gen_helper_mtc0_srsconf0(cpu_env, arg);
5741 rn = "SRSConf0";
5742 break;
5743 case 2:
5744 check_insn(ctx, ISA_MIPS32R2);
5745 gen_helper_mtc0_srsconf1(cpu_env, arg);
5746 rn = "SRSConf1";
5747 break;
5748 case 3:
5749 check_insn(ctx, ISA_MIPS32R2);
5750 gen_helper_mtc0_srsconf2(cpu_env, arg);
5751 rn = "SRSConf2";
5752 break;
5753 case 4:
5754 check_insn(ctx, ISA_MIPS32R2);
5755 gen_helper_mtc0_srsconf3(cpu_env, arg);
5756 rn = "SRSConf3";
5757 break;
5758 case 5:
5759 check_insn(ctx, ISA_MIPS32R2);
5760 gen_helper_mtc0_srsconf4(cpu_env, arg);
5761 rn = "SRSConf4";
5762 break;
5763 default:
5764 goto cp0_unimplemented;
5765 }
5766 break;
5767 case 7:
5768 switch (sel) {
5769 case 0:
5770 check_insn(ctx, ISA_MIPS32R2);
5771 gen_helper_mtc0_hwrena(cpu_env, arg);
5772 ctx->bstate = BS_STOP;
5773 rn = "HWREna";
5774 break;
5775 default:
5776 goto cp0_unimplemented;
5777 }
5778 break;
5779 case 8:
5780 switch (sel) {
5781 case 0:
5782 /* ignored */
5783 rn = "BadVAddr";
5784 break;
5785 case 1:
5786 /* ignored */
5787 rn = "BadInstr";
5788 break;
5789 case 2:
5790 /* ignored */
5791 rn = "BadInstrP";
5792 break;
5793 default:
5794 goto cp0_unimplemented;
5795 }
5796 break;
5797 case 9:
5798 switch (sel) {
5799 case 0:
5800 gen_helper_mtc0_count(cpu_env, arg);
5801 rn = "Count";
5802 break;
5803 /* 6,7 are implementation dependent */
5804 default:
5805 goto cp0_unimplemented;
5806 }
5807 break;
5808 case 10:
5809 switch (sel) {
5810 case 0:
5811 gen_helper_mtc0_entryhi(cpu_env, arg);
5812 rn = "EntryHi";
5813 break;
5814 default:
5815 goto cp0_unimplemented;
5816 }
5817 break;
5818 case 11:
5819 switch (sel) {
5820 case 0:
5821 gen_helper_mtc0_compare(cpu_env, arg);
5822 rn = "Compare";
5823 break;
5824 /* 6,7 are implementation dependent */
5825 default:
5826 goto cp0_unimplemented;
5827 }
5828 break;
5829 case 12:
5830 switch (sel) {
5831 case 0:
5832 save_cpu_state(ctx, 1);
5833 gen_helper_mtc0_status(cpu_env, arg);
5834 /* BS_STOP isn't good enough here, hflags may have changed. */
5835 gen_save_pc(ctx->pc + 4);
5836 ctx->bstate = BS_EXCP;
5837 rn = "Status";
5838 break;
5839 case 1:
5840 check_insn(ctx, ISA_MIPS32R2);
5841 gen_helper_mtc0_intctl(cpu_env, arg);
5842 /* Stop translation as we may have switched the execution mode */
5843 ctx->bstate = BS_STOP;
5844 rn = "IntCtl";
5845 break;
5846 case 2:
5847 check_insn(ctx, ISA_MIPS32R2);
5848 gen_helper_mtc0_srsctl(cpu_env, arg);
5849 /* Stop translation as we may have switched the execution mode */
5850 ctx->bstate = BS_STOP;
5851 rn = "SRSCtl";
5852 break;
5853 case 3:
5854 check_insn(ctx, ISA_MIPS32R2);
5855 gen_mtc0_store32(arg, offsetof(CPUMIPSState, CP0_SRSMap));
5856 /* Stop translation as we may have switched the execution mode */
5857 ctx->bstate = BS_STOP;
5858 rn = "SRSMap";
5859 break;
5860 default:
5861 goto cp0_unimplemented;
5862 }
5863 break;
5864 case 13:
5865 switch (sel) {
5866 case 0:
5867 save_cpu_state(ctx, 1);
5868 gen_helper_mtc0_cause(cpu_env, arg);
5869 rn = "Cause";
5870 break;
5871 default:
5872 goto cp0_unimplemented;
5873 }
5874 break;
5875 case 14:
5876 switch (sel) {
5877 case 0:
5878 tcg_gen_st_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_EPC));
5879 rn = "EPC";
5880 break;
5881 default:
5882 goto cp0_unimplemented;
5883 }
5884 break;
5885 case 15:
5886 switch (sel) {
5887 case 0:
5888 /* ignored */
5889 rn = "PRid";
5890 break;
5891 case 1:
5892 check_insn(ctx, ISA_MIPS32R2);
5893 gen_helper_mtc0_ebase(cpu_env, arg);
5894 rn = "EBase";
5895 break;
5896 default:
5897 goto cp0_unimplemented;
5898 }
5899 break;
5900 case 16:
5901 switch (sel) {
5902 case 0:
5903 gen_helper_mtc0_config0(cpu_env, arg);
5904 rn = "Config";
5905 /* Stop translation as we may have switched the execution mode */
5906 ctx->bstate = BS_STOP;
5907 break;
5908 case 1:
5909 /* ignored, read only */
5910 rn = "Config1";
5911 break;
5912 case 2:
5913 gen_helper_mtc0_config2(cpu_env, arg);
5914 rn = "Config2";
5915 /* Stop translation as we may have switched the execution mode */
5916 ctx->bstate = BS_STOP;
5917 break;
5918 case 3:
5919 gen_helper_mtc0_config3(cpu_env, arg);
5920 rn = "Config3";
5921 /* Stop translation as we may have switched the execution mode */
5922 ctx->bstate = BS_STOP;
5923 break;
5924 case 4:
5925 gen_helper_mtc0_config4(cpu_env, arg);
5926 rn = "Config4";
5927 ctx->bstate = BS_STOP;
5928 break;
5929 case 5:
5930 gen_helper_mtc0_config5(cpu_env, arg);
5931 rn = "Config5";
5932 /* Stop translation as we may have switched the execution mode */
5933 ctx->bstate = BS_STOP;
5934 break;
5935 /* 6,7 are implementation dependent */
5936 case 6:
5937 /* ignored */
5938 rn = "Config6";
5939 break;
5940 case 7:
5941 /* ignored */
5942 rn = "Config7";
5943 break;
5944 default:
5945 rn = "Invalid config selector";
5946 goto cp0_unimplemented;
5947 }
5948 break;
5949 case 17:
5950 switch (sel) {
5951 case 0:
5952 gen_helper_mtc0_lladdr(cpu_env, arg);
5953 rn = "LLAddr";
5954 break;
5955 default:
5956 goto cp0_unimplemented;
5957 }
5958 break;
5959 case 18:
5960 switch (sel) {
5961 case 0 ... 7:
5962 gen_helper_0e1i(mtc0_watchlo, arg, sel);
5963 rn = "WatchLo";
5964 break;
5965 default:
5966 goto cp0_unimplemented;
5967 }
5968 break;
5969 case 19:
5970 switch (sel) {
5971 case 0 ... 7:
5972 gen_helper_0e1i(mtc0_watchhi, arg, sel);
5973 rn = "WatchHi";
5974 break;
5975 default:
5976 goto cp0_unimplemented;
5977 }
5978 break;
5979 case 20:
5980 switch (sel) {
5981 case 0:
5982 #if defined(TARGET_MIPS64)
5983 check_insn(ctx, ISA_MIPS3);
5984 gen_helper_mtc0_xcontext(cpu_env, arg);
5985 rn = "XContext";
5986 break;
5987 #endif
5988 default:
5989 goto cp0_unimplemented;
5990 }
5991 break;
5992 case 21:
5993 /* Officially reserved, but sel 0 is used for R1x000 framemask */
5994 CP0_CHECK(!(ctx->insn_flags & ISA_MIPS32R6));
5995 switch (sel) {
5996 case 0:
5997 gen_helper_mtc0_framemask(cpu_env, arg);
5998 rn = "Framemask";
5999 break;
6000 default:
6001 goto cp0_unimplemented;
6002 }
6003 break;
6004 case 22:
6005 /* ignored */
6006 rn = "Diagnostic"; /* implementation dependent */
6007 break;
6008 case 23:
6009 switch (sel) {
6010 case 0:
6011 gen_helper_mtc0_debug(cpu_env, arg); /* EJTAG support */
6012 /* BS_STOP isn't good enough here, hflags may have changed. */
6013 gen_save_pc(ctx->pc + 4);
6014 ctx->bstate = BS_EXCP;
6015 rn = "Debug";
6016 break;
6017 case 1:
6018 // gen_helper_mtc0_tracecontrol(cpu_env, arg); /* PDtrace support */
6019 rn = "TraceControl";
6020 /* Stop translation as we may have switched the execution mode */
6021 ctx->bstate = BS_STOP;
6022 // break;
6023 case 2:
6024 // gen_helper_mtc0_tracecontrol2(cpu_env, arg); /* PDtrace support */
6025 rn = "TraceControl2";
6026 /* Stop translation as we may have switched the execution mode */
6027 ctx->bstate = BS_STOP;
6028 // break;
6029 case 3:
6030 /* Stop translation as we may have switched the execution mode */
6031 ctx->bstate = BS_STOP;
6032 // gen_helper_mtc0_usertracedata(cpu_env, arg); /* PDtrace support */
6033 rn = "UserTraceData";
6034 /* Stop translation as we may have switched the execution mode */
6035 ctx->bstate = BS_STOP;
6036 // break;
6037 case 4:
6038 // gen_helper_mtc0_tracebpc(cpu_env, arg); /* PDtrace support */
6039 /* Stop translation as we may have switched the execution mode */
6040 ctx->bstate = BS_STOP;
6041 rn = "TraceBPC";
6042 // break;
6043 default:
6044 goto cp0_unimplemented;
6045 }
6046 break;
6047 case 24:
6048 switch (sel) {
6049 case 0:
6050 /* EJTAG support */
6051 tcg_gen_st_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_DEPC));
6052 rn = "DEPC";
6053 break;
6054 default:
6055 goto cp0_unimplemented;
6056 }
6057 break;
6058 case 25:
6059 switch (sel) {
6060 case 0:
6061 gen_helper_mtc0_performance0(cpu_env, arg);
6062 rn = "Performance0";
6063 break;
6064 case 1:
6065 // gen_helper_mtc0_performance1(arg);
6066 rn = "Performance1";
6067 // break;
6068 case 2:
6069 // gen_helper_mtc0_performance2(arg);
6070 rn = "Performance2";
6071 // break;
6072 case 3:
6073 // gen_helper_mtc0_performance3(arg);
6074 rn = "Performance3";
6075 // break;
6076 case 4:
6077 // gen_helper_mtc0_performance4(arg);
6078 rn = "Performance4";
6079 // break;
6080 case 5:
6081 // gen_helper_mtc0_performance5(arg);
6082 rn = "Performance5";
6083 // break;
6084 case 6:
6085 // gen_helper_mtc0_performance6(arg);
6086 rn = "Performance6";
6087 // break;
6088 case 7:
6089 // gen_helper_mtc0_performance7(arg);
6090 rn = "Performance7";
6091 // break;
6092 default:
6093 goto cp0_unimplemented;
6094 }
6095 break;
6096 case 26:
6097 /* ignored */
6098 rn = "ECC";
6099 break;
6100 case 27:
6101 switch (sel) {
6102 case 0 ... 3:
6103 /* ignored */
6104 rn = "CacheErr";
6105 break;
6106 default:
6107 goto cp0_unimplemented;
6108 }
6109 break;
6110 case 28:
6111 switch (sel) {
6112 case 0:
6113 case 2:
6114 case 4:
6115 case 6:
6116 gen_helper_mtc0_taglo(cpu_env, arg);
6117 rn = "TagLo";
6118 break;
6119 case 1:
6120 case 3:
6121 case 5:
6122 case 7:
6123 gen_helper_mtc0_datalo(cpu_env, arg);
6124 rn = "DataLo";
6125 break;
6126 default:
6127 goto cp0_unimplemented;
6128 }
6129 break;
6130 case 29:
6131 switch (sel) {
6132 case 0:
6133 case 2:
6134 case 4:
6135 case 6:
6136 gen_helper_mtc0_taghi(cpu_env, arg);
6137 rn = "TagHi";
6138 break;
6139 case 1:
6140 case 3:
6141 case 5:
6142 case 7:
6143 gen_helper_mtc0_datahi(cpu_env, arg);
6144 rn = "DataHi";
6145 break;
6146 default:
6147 rn = "invalid sel";
6148 goto cp0_unimplemented;
6149 }
6150 break;
6151 case 30:
6152 switch (sel) {
6153 case 0:
6154 tcg_gen_st_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_ErrorEPC));
6155 rn = "ErrorEPC";
6156 break;
6157 default:
6158 goto cp0_unimplemented;
6159 }
6160 break;
6161 case 31:
6162 switch (sel) {
6163 case 0:
6164 /* EJTAG support */
6165 gen_mtc0_store32(arg, offsetof(CPUMIPSState, CP0_DESAVE));
6166 rn = "DESAVE";
6167 break;
6168 case 2 ... 7:
6169 CP0_CHECK(ctx->kscrexist & (1 << sel));
6170 tcg_gen_st_tl(arg, cpu_env,
6171 offsetof(CPUMIPSState, CP0_KScratch[sel-2]));
6172 rn = "KScratch";
6173 break;
6174 default:
6175 goto cp0_unimplemented;
6176 }
6177 /* Stop translation as we may have switched the execution mode */
6178 ctx->bstate = BS_STOP;
6179 break;
6180 default:
6181 goto cp0_unimplemented;
6182 }
6183 (void)rn; /* avoid a compiler warning */
6184 LOG_DISAS("mtc0 %s (reg %d sel %d)\n", rn, reg, sel);
6185 /* For simplicity assume that all writes can cause interrupts. */
6186 if (ctx->tb->cflags & CF_USE_ICOUNT) {
6187 gen_io_end();
6188 ctx->bstate = BS_STOP;
6189 }
6190 return;
6191
6192 cp0_unimplemented:
6193 LOG_DISAS("mtc0 %s (reg %d sel %d)\n", rn, reg, sel);
6194 }
6195
6196 #if defined(TARGET_MIPS64)
6197 static void gen_dmfc0(DisasContext *ctx, TCGv arg, int reg, int sel)
6198 {
6199 const char *rn = "invalid";
6200
6201 if (sel != 0)
6202 check_insn(ctx, ISA_MIPS64);
6203
6204 switch (reg) {
6205 case 0:
6206 switch (sel) {
6207 case 0:
6208 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Index));
6209 rn = "Index";
6210 break;
6211 case 1:
6212 CP0_CHECK(ctx->insn_flags & ASE_MT);
6213 gen_helper_mfc0_mvpcontrol(arg, cpu_env);
6214 rn = "MVPControl";
6215 break;
6216 case 2:
6217 CP0_CHECK(ctx->insn_flags & ASE_MT);
6218 gen_helper_mfc0_mvpconf0(arg, cpu_env);
6219 rn = "MVPConf0";
6220 break;
6221 case 3:
6222 CP0_CHECK(ctx->insn_flags & ASE_MT);
6223 gen_helper_mfc0_mvpconf1(arg, cpu_env);
6224 rn = "MVPConf1";
6225 break;
6226 default:
6227 goto cp0_unimplemented;
6228 }
6229 break;
6230 case 1:
6231 switch (sel) {
6232 case 0:
6233 CP0_CHECK(!(ctx->insn_flags & ISA_MIPS32R6));
6234 gen_helper_mfc0_random(arg, cpu_env);
6235 rn = "Random";
6236 break;
6237 case 1:
6238 CP0_CHECK(ctx->insn_flags & ASE_MT);
6239 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_VPEControl));
6240 rn = "VPEControl";
6241 break;
6242 case 2:
6243 CP0_CHECK(ctx->insn_flags & ASE_MT);
6244 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_VPEConf0));
6245 rn = "VPEConf0";
6246 break;
6247 case 3:
6248 CP0_CHECK(ctx->insn_flags & ASE_MT);
6249 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_VPEConf1));
6250 rn = "VPEConf1";
6251 break;
6252 case 4:
6253 CP0_CHECK(ctx->insn_flags & ASE_MT);
6254 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_YQMask));
6255 rn = "YQMask";
6256 break;
6257 case 5:
6258 CP0_CHECK(ctx->insn_flags & ASE_MT);
6259 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_VPESchedule));
6260 rn = "VPESchedule";
6261 break;
6262 case 6:
6263 CP0_CHECK(ctx->insn_flags & ASE_MT);
6264 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_VPEScheFBack));
6265 rn = "VPEScheFBack";
6266 break;
6267 case 7:
6268 CP0_CHECK(ctx->insn_flags & ASE_MT);
6269 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_VPEOpt));
6270 rn = "VPEOpt";
6271 break;
6272 default:
6273 goto cp0_unimplemented;
6274 }
6275 break;
6276 case 2:
6277 switch (sel) {
6278 case 0:
6279 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_EntryLo0));
6280 rn = "EntryLo0";
6281 break;
6282 case 1:
6283 CP0_CHECK(ctx->insn_flags & ASE_MT);
6284 gen_helper_mfc0_tcstatus(arg, cpu_env);
6285 rn = "TCStatus";
6286 break;
6287 case 2:
6288 CP0_CHECK(ctx->insn_flags & ASE_MT);
6289 gen_helper_mfc0_tcbind(arg, cpu_env);
6290 rn = "TCBind";
6291 break;
6292 case 3:
6293 CP0_CHECK(ctx->insn_flags & ASE_MT);
6294 gen_helper_dmfc0_tcrestart(arg, cpu_env);
6295 rn = "TCRestart";
6296 break;
6297 case 4:
6298 CP0_CHECK(ctx->insn_flags & ASE_MT);
6299 gen_helper_dmfc0_tchalt(arg, cpu_env);
6300 rn = "TCHalt";
6301 break;
6302 case 5:
6303 CP0_CHECK(ctx->insn_flags & ASE_MT);
6304 gen_helper_dmfc0_tccontext(arg, cpu_env);
6305 rn = "TCContext";
6306 break;
6307 case 6:
6308 CP0_CHECK(ctx->insn_flags & ASE_MT);
6309 gen_helper_dmfc0_tcschedule(arg, cpu_env);
6310 rn = "TCSchedule";
6311 break;
6312 case 7:
6313 CP0_CHECK(ctx->insn_flags & ASE_MT);
6314 gen_helper_dmfc0_tcschefback(arg, cpu_env);
6315 rn = "TCScheFBack";
6316 break;
6317 default:
6318 goto cp0_unimplemented;
6319 }
6320 break;
6321 case 3:
6322 switch (sel) {
6323 case 0:
6324 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_EntryLo1));
6325 rn = "EntryLo1";
6326 break;
6327 default:
6328 goto cp0_unimplemented;
6329 }
6330 break;
6331 case 4:
6332 switch (sel) {
6333 case 0:
6334 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_Context));
6335 rn = "Context";
6336 break;
6337 case 1:
6338 // gen_helper_dmfc0_contextconfig(arg); /* SmartMIPS ASE */
6339 rn = "ContextConfig";
6340 goto cp0_unimplemented;
6341 // break;
6342 case 2:
6343 CP0_CHECK(ctx->ulri);
6344 tcg_gen_ld_tl(arg, cpu_env,
6345 offsetof(CPUMIPSState, active_tc.CP0_UserLocal));
6346 rn = "UserLocal";
6347 break;
6348 default:
6349 goto cp0_unimplemented;
6350 }
6351 break;
6352 case 5:
6353 switch (sel) {
6354 case 0:
6355 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_PageMask));
6356 rn = "PageMask";
6357 break;
6358 case 1:
6359 check_insn(ctx, ISA_MIPS32R2);
6360 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_PageGrain));
6361 rn = "PageGrain";
6362 break;
6363 default:
6364 goto cp0_unimplemented;
6365 }
6366 break;
6367 case 6:
6368 switch (sel) {
6369 case 0:
6370 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Wired));
6371 rn = "Wired";
6372 break;
6373 case 1:
6374 check_insn(ctx, ISA_MIPS32R2);
6375 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf0));
6376 rn = "SRSConf0";
6377 break;
6378 case 2:
6379 check_insn(ctx, ISA_MIPS32R2);
6380 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf1));
6381 rn = "SRSConf1";
6382 break;
6383 case 3:
6384 check_insn(ctx, ISA_MIPS32R2);
6385 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf2));
6386 rn = "SRSConf2";
6387 break;
6388 case 4:
6389 check_insn(ctx, ISA_MIPS32R2);
6390 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf3));
6391 rn = "SRSConf3";
6392 break;
6393 case 5:
6394 check_insn(ctx, ISA_MIPS32R2);
6395 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf4));
6396 rn = "SRSConf4";
6397 break;
6398 default:
6399 goto cp0_unimplemented;
6400 }
6401 break;
6402 case 7:
6403 switch (sel) {
6404 case 0:
6405 check_insn(ctx, ISA_MIPS32R2);
6406 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_HWREna));
6407 rn = "HWREna";
6408 break;
6409 default:
6410 goto cp0_unimplemented;
6411 }
6412 break;
6413 case 8:
6414 switch (sel) {
6415 case 0:
6416 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_BadVAddr));
6417 rn = "BadVAddr";
6418 break;
6419 case 1:
6420 CP0_CHECK(ctx->bi);
6421 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_BadInstr));
6422 rn = "BadInstr";
6423 break;
6424 case 2:
6425 CP0_CHECK(ctx->bp);
6426 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_BadInstrP));
6427 rn = "BadInstrP";
6428 break;
6429 default:
6430 goto cp0_unimplemented;
6431 }
6432 break;
6433 case 9:
6434 switch (sel) {
6435 case 0:
6436 /* Mark as an IO operation because we read the time. */
6437 if (ctx->tb->cflags & CF_USE_ICOUNT) {
6438 gen_io_start();
6439 }
6440 gen_helper_mfc0_count(arg, cpu_env);
6441 if (ctx->tb->cflags & CF_USE_ICOUNT) {
6442 gen_io_end();
6443 }
6444 /* Break the TB to be able to take timer interrupts immediately
6445 after reading count. */
6446 ctx->bstate = BS_STOP;
6447 rn = "Count";
6448 break;
6449 /* 6,7 are implementation dependent */
6450 default:
6451 goto cp0_unimplemented;
6452 }
6453 break;
6454 case 10:
6455 switch (sel) {
6456 case 0:
6457 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_EntryHi));
6458 rn = "EntryHi";
6459 break;
6460 default:
6461 goto cp0_unimplemented;
6462 }
6463 break;
6464 case 11:
6465 switch (sel) {
6466 case 0:
6467 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Compare));
6468 rn = "Compare";
6469 break;
6470 /* 6,7 are implementation dependent */
6471 default:
6472 goto cp0_unimplemented;
6473 }
6474 break;
6475 case 12:
6476 switch (sel) {
6477 case 0:
6478 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Status));
6479 rn = "Status";
6480 break;
6481 case 1:
6482 check_insn(ctx, ISA_MIPS32R2);
6483 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_IntCtl));
6484 rn = "IntCtl";
6485 break;
6486 case 2:
6487 check_insn(ctx, ISA_MIPS32R2);
6488 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSCtl));
6489 rn = "SRSCtl";
6490 break;
6491 case 3:
6492 check_insn(ctx, ISA_MIPS32R2);
6493 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSMap));
6494 rn = "SRSMap";
6495 break;
6496 default:
6497 goto cp0_unimplemented;
6498 }
6499 break;
6500 case 13:
6501 switch (sel) {
6502 case 0:
6503 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Cause));
6504 rn = "Cause";
6505 break;
6506 default:
6507 goto cp0_unimplemented;
6508 }
6509 break;
6510 case 14:
6511 switch (sel) {
6512 case 0:
6513 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_EPC));
6514 rn = "EPC";
6515 break;
6516 default:
6517 goto cp0_unimplemented;
6518 }
6519 break;
6520 case 15:
6521 switch (sel) {
6522 case 0:
6523 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_PRid));
6524 rn = "PRid";
6525 break;
6526 case 1:
6527 check_insn(ctx, ISA_MIPS32R2);
6528 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_EBase));
6529 rn = "EBase";
6530 break;
6531 default:
6532 goto cp0_unimplemented;
6533 }
6534 break;
6535 case 16:
6536 switch (sel) {
6537 case 0:
6538 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config0));
6539 rn = "Config";
6540 break;
6541 case 1:
6542 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config1));
6543 rn = "Config1";
6544 break;
6545 case 2:
6546 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config2));
6547 rn = "Config2";
6548 break;
6549 case 3:
6550 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config3));
6551 rn = "Config3";
6552 break;
6553 case 4:
6554 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config4));
6555 rn = "Config4";
6556 break;
6557 case 5:
6558 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config5));
6559 rn = "Config5";
6560 break;
6561 /* 6,7 are implementation dependent */
6562 case 6:
6563 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config6));
6564 rn = "Config6";
6565 break;
6566 case 7:
6567 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Config7));
6568 rn = "Config7";
6569 break;
6570 default:
6571 goto cp0_unimplemented;
6572 }
6573 break;
6574 case 17:
6575 switch (sel) {
6576 case 0:
6577 gen_helper_dmfc0_lladdr(arg, cpu_env);
6578 rn = "LLAddr";
6579 break;
6580 default:
6581 goto cp0_unimplemented;
6582 }
6583 break;
6584 case 18:
6585 switch (sel) {
6586 case 0 ... 7:
6587 gen_helper_1e0i(dmfc0_watchlo, arg, sel);
6588 rn = "WatchLo";
6589 break;
6590 default:
6591 goto cp0_unimplemented;
6592 }
6593 break;
6594 case 19:
6595 switch (sel) {
6596 case 0 ... 7:
6597 gen_helper_1e0i(mfc0_watchhi, arg, sel);
6598 rn = "WatchHi";
6599 break;
6600 default:
6601 goto cp0_unimplemented;
6602 }
6603 break;
6604 case 20:
6605 switch (sel) {
6606 case 0:
6607 check_insn(ctx, ISA_MIPS3);
6608 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_XContext));
6609 rn = "XContext";
6610 break;
6611 default:
6612 goto cp0_unimplemented;
6613 }
6614 break;
6615 case 21:
6616 /* Officially reserved, but sel 0 is used for R1x000 framemask */
6617 CP0_CHECK(!(ctx->insn_flags & ISA_MIPS32R6));
6618 switch (sel) {
6619 case 0:
6620 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Framemask));
6621 rn = "Framemask";
6622 break;
6623 default:
6624 goto cp0_unimplemented;
6625 }
6626 break;
6627 case 22:
6628 tcg_gen_movi_tl(arg, 0); /* unimplemented */
6629 rn = "'Diagnostic"; /* implementation dependent */
6630 break;
6631 case 23:
6632 switch (sel) {
6633 case 0:
6634 gen_helper_mfc0_debug(arg, cpu_env); /* EJTAG support */
6635 rn = "Debug";
6636 break;
6637 case 1:
6638 // gen_helper_dmfc0_tracecontrol(arg, cpu_env); /* PDtrace support */
6639 rn = "TraceControl";
6640 // break;
6641 case 2:
6642 // gen_helper_dmfc0_tracecontrol2(arg, cpu_env); /* PDtrace support */
6643 rn = "TraceControl2";
6644 // break;
6645 case 3:
6646 // gen_helper_dmfc0_usertracedata(arg, cpu_env); /* PDtrace support */
6647 rn = "UserTraceData";
6648 // break;
6649 case 4:
6650 // gen_helper_dmfc0_tracebpc(arg, cpu_env); /* PDtrace support */
6651 rn = "TraceBPC";
6652 // break;
6653 default:
6654 goto cp0_unimplemented;
6655 }
6656 break;
6657 case 24:
6658 switch (sel) {
6659 case 0:
6660 /* EJTAG support */
6661 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_DEPC));
6662 rn = "DEPC";
6663 break;
6664 default:
6665 goto cp0_unimplemented;
6666 }
6667 break;
6668 case 25:
6669 switch (sel) {
6670 case 0:
6671 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_Performance0));
6672 rn = "Performance0";
6673 break;
6674 case 1:
6675 // gen_helper_dmfc0_performance1(arg);
6676 rn = "Performance1";
6677 // break;
6678 case 2:
6679 // gen_helper_dmfc0_performance2(arg);
6680 rn = "Performance2";
6681 // break;
6682 case 3:
6683 // gen_helper_dmfc0_performance3(arg);
6684 rn = "Performance3";
6685 // break;
6686 case 4:
6687 // gen_helper_dmfc0_performance4(arg);
6688 rn = "Performance4";
6689 // break;
6690 case 5:
6691 // gen_helper_dmfc0_performance5(arg);
6692 rn = "Performance5";
6693 // break;
6694 case 6:
6695 // gen_helper_dmfc0_performance6(arg);
6696 rn = "Performance6";
6697 // break;
6698 case 7:
6699 // gen_helper_dmfc0_performance7(arg);
6700 rn = "Performance7";
6701 // break;
6702 default:
6703 goto cp0_unimplemented;
6704 }
6705 break;
6706 case 26:
6707 tcg_gen_movi_tl(arg, 0); /* unimplemented */
6708 rn = "ECC";
6709 break;
6710 case 27:
6711 switch (sel) {
6712 /* ignored */
6713 case 0 ... 3:
6714 tcg_gen_movi_tl(arg, 0); /* unimplemented */
6715 rn = "CacheErr";
6716 break;
6717 default:
6718 goto cp0_unimplemented;
6719 }
6720 break;
6721 case 28:
6722 switch (sel) {
6723 case 0:
6724 case 2:
6725 case 4:
6726 case 6:
6727 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_TagLo));
6728 rn = "TagLo";
6729 break;
6730 case 1:
6731 case 3:
6732 case 5:
6733 case 7:
6734 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_DataLo));
6735 rn = "DataLo";
6736 break;
6737 default:
6738 goto cp0_unimplemented;
6739 }
6740 break;
6741 case 29:
6742 switch (sel) {
6743 case 0:
6744 case 2:
6745 case 4:
6746 case 6:
6747 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_TagHi));
6748 rn = "TagHi";
6749 break;
6750 case 1:
6751 case 3:
6752 case 5:
6753 case 7:
6754 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_DataHi));
6755 rn = "DataHi";
6756 break;
6757 default:
6758 goto cp0_unimplemented;
6759 }
6760 break;
6761 case 30:
6762 switch (sel) {
6763 case 0:
6764 tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_ErrorEPC));
6765 rn = "ErrorEPC";
6766 break;
6767 default:
6768 goto cp0_unimplemented;
6769 }
6770 break;
6771 case 31:
6772 switch (sel) {
6773 case 0:
6774 /* EJTAG support */
6775 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_DESAVE));
6776 rn = "DESAVE";
6777 break;
6778 case 2 ... 7:
6779 CP0_CHECK(ctx->kscrexist & (1 << sel));
6780 tcg_gen_ld_tl(arg, cpu_env,
6781 offsetof(CPUMIPSState, CP0_KScratch[sel-2]));
6782 rn = "KScratch";
6783 break;
6784 default:
6785 goto cp0_unimplemented;
6786 }
6787 break;
6788 default:
6789 goto cp0_unimplemented;
6790 }
6791 (void)rn; /* avoid a compiler warning */
6792 LOG_DISAS("dmfc0 %s (reg %d sel %d)\n", rn, reg, sel);
6793 return;
6794
6795 cp0_unimplemented:
6796 LOG_DISAS("dmfc0 %s (reg %d sel %d)\n", rn, reg, sel);
6797 gen_mfc0_unimplemented(ctx, arg);
6798 }
6799
6800 static void gen_dmtc0(DisasContext *ctx, TCGv arg, int reg, int sel)
6801 {
6802 const char *rn = "invalid";
6803
6804 if (sel != 0)
6805 check_insn(ctx, ISA_MIPS64);
6806
6807 if (ctx->tb->cflags & CF_USE_ICOUNT) {
6808 gen_io_start();
6809 }
6810
6811 switch (reg) {
6812 case 0:
6813 switch (sel) {
6814 case 0:
6815 gen_helper_mtc0_index(cpu_env, arg);
6816 rn = "Index";
6817 break;
6818 case 1:
6819 CP0_CHECK(ctx->insn_flags & ASE_MT);
6820 gen_helper_mtc0_mvpcontrol(cpu_env, arg);
6821 rn = "MVPControl";
6822 break;
6823 case 2:
6824 CP0_CHECK(ctx->insn_flags & ASE_MT);
6825 /* ignored */
6826 rn = "MVPConf0";
6827 break;
6828 case 3:
6829 CP0_CHECK(ctx->insn_flags & ASE_MT);
6830 /* ignored */
6831 rn = "MVPConf1";
6832 break;
6833 default:
6834 goto cp0_unimplemented;
6835 }
6836 break;
6837 case 1:
6838 switch (sel) {
6839 case 0:
6840 /* ignored */
6841 rn = "Random";
6842 break;
6843 case 1:
6844 CP0_CHECK(ctx->insn_flags & ASE_MT);
6845 gen_helper_mtc0_vpecontrol(cpu_env, arg);
6846 rn = "VPEControl";
6847 break;
6848 case 2:
6849 CP0_CHECK(ctx->insn_flags & ASE_MT);
6850 gen_helper_mtc0_vpeconf0(cpu_env, arg);
6851 rn = "VPEConf0";
6852 break;
6853 case 3:
6854 CP0_CHECK(ctx->insn_flags & ASE_MT);
6855 gen_helper_mtc0_vpeconf1(cpu_env, arg);
6856 rn = "VPEConf1";
6857 break;
6858 case 4:
6859 CP0_CHECK(ctx->insn_flags & ASE_MT);
6860 gen_helper_mtc0_yqmask(cpu_env, arg);
6861 rn = "YQMask";
6862 break;
6863 case 5:
6864 CP0_CHECK(ctx->insn_flags & ASE_MT);
6865 tcg_gen_st_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_VPESchedule));
6866 rn = "VPESchedule";
6867 break;
6868 case 6:
6869 CP0_CHECK(ctx->insn_flags & ASE_MT);
6870 tcg_gen_st_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_VPEScheFBack));
6871 rn = "VPEScheFBack";
6872 break;
6873 case 7:
6874 CP0_CHECK(ctx->insn_flags & ASE_MT);
6875 gen_helper_mtc0_vpeopt(cpu_env, arg);
6876 rn = "VPEOpt";
6877 break;
6878 default:
6879 goto cp0_unimplemented;
6880 }
6881 break;
6882 case 2:
6883 switch (sel) {
6884 case 0:
6885 gen_helper_dmtc0_entrylo0(cpu_env, arg);
6886 rn = "EntryLo0";
6887 break;
6888 case 1:
6889 CP0_CHECK(ctx->insn_flags & ASE_MT);
6890 gen_helper_mtc0_tcstatus(cpu_env, arg);
6891 rn = "TCStatus";
6892 break;
6893 case 2:
6894 CP0_CHECK(ctx->insn_flags & ASE_MT);
6895 gen_helper_mtc0_tcbind(cpu_env, arg);
6896 rn = "TCBind";
6897 break;
6898 case 3:
6899 CP0_CHECK(ctx->insn_flags & ASE_MT);
6900 gen_helper_mtc0_tcrestart(cpu_env, arg);
6901 rn = "TCRestart";
6902 break;
6903 case 4:
6904 CP0_CHECK(ctx->insn_flags & ASE_MT);
6905 gen_helper_mtc0_tchalt(cpu_env, arg);
6906 rn = "TCHalt";
6907 break;
6908 case 5:
6909 CP0_CHECK(ctx->insn_flags & ASE_MT);
6910 gen_helper_mtc0_tccontext(cpu_env, arg);
6911 rn = "TCContext";
6912 break;
6913 case 6:
6914 CP0_CHECK(ctx->insn_flags & ASE_MT);
6915 gen_helper_mtc0_tcschedule(cpu_env, arg);
6916 rn = "TCSchedule";
6917 break;
6918 case 7:
6919 CP0_CHECK(ctx->insn_flags & ASE_MT);
6920 gen_helper_mtc0_tcschefback(cpu_env, arg);
6921 rn = "TCScheFBack";
6922 break;
6923 default:
6924 goto cp0_unimplemented;
6925 }
6926 break;
6927 case 3:
6928 switch (sel) {
6929 case 0:
6930 gen_helper_dmtc0_entrylo1(cpu_env, arg);
6931 rn = "EntryLo1";
6932 break;
6933 default:
6934 goto cp0_unimplemented;
6935 }
6936 break;
6937 case 4:
6938 switch (sel) {
6939 case 0:
6940 gen_helper_mtc0_context(cpu_env, arg);
6941 rn = "Context";
6942 break;
6943 case 1:
6944 // gen_helper_mtc0_contextconfig(cpu_env, arg); /* SmartMIPS ASE */
6945 rn = "ContextConfig";
6946 goto cp0_unimplemented;
6947 // break;
6948 case 2:
6949 CP0_CHECK(ctx->ulri);
6950 tcg_gen_st_tl(arg, cpu_env,
6951 offsetof(CPUMIPSState, active_tc.CP0_UserLocal));
6952 rn = "UserLocal";
6953 break;
6954 default:
6955 goto cp0_unimplemented;
6956 }
6957 break;
6958 case 5:
6959 switch (sel) {
6960 case 0:
6961 gen_helper_mtc0_pagemask(cpu_env, arg);
6962 rn = "PageMask";
6963 break;
6964 case 1:
6965 check_insn(ctx, ISA_MIPS32R2);
6966 gen_helper_mtc0_pagegrain(cpu_env, arg);
6967 rn = "PageGrain";
6968 break;
6969 default:
6970 goto cp0_unimplemented;
6971 }
6972 break;
6973 case 6:
6974 switch (sel) {
6975 case 0:
6976 gen_helper_mtc0_wired(cpu_env, arg);
6977 rn = "Wired";
6978 break;
6979 case 1:
6980 check_insn(ctx, ISA_MIPS32R2);
6981 gen_helper_mtc0_srsconf0(cpu_env, arg);
6982 rn = "SRSConf0";
6983 break;
6984 case 2:
6985 check_insn(ctx, ISA_MIPS32R2);
6986 gen_helper_mtc0_srsconf1(cpu_env, arg);
6987 rn = "SRSConf1";
6988 break;
6989 case 3:
6990 check_insn(ctx, ISA_MIPS32R2);
6991 gen_helper_mtc0_srsconf2(cpu_env, arg);
6992 rn = "SRSConf2";
6993 break;
6994 case 4:
6995 check_insn(ctx, ISA_MIPS32R2);
6996 gen_helper_mtc0_srsconf3(cpu_env, arg);
6997 rn = "SRSConf3";
6998 break;
6999 case 5:
7000 check_insn(ctx, ISA_MIPS32R2);
7001 gen_helper_mtc0_srsconf4(cpu_env, arg);
7002 rn = "SRSConf4";
7003 break;
7004 default:
7005 goto cp0_unimplemented;
7006 }
7007 break;
7008 case 7:
7009 switch (sel) {
7010 case 0:
7011 check_insn(ctx, ISA_MIPS32R2);
7012 gen_helper_mtc0_hwrena(cpu_env, arg);
7013 ctx->bstate = BS_STOP;
7014 rn = "HWREna";
7015 break;
7016 default:
7017 goto cp0_unimplemented;
7018 }
7019 break;
7020 case 8:
7021 switch (sel) {
7022 case 0:
7023 /* ignored */
7024 rn = "BadVAddr";
7025 break;
7026 case 1:
7027 /* ignored */
7028 rn = "BadInstr";
7029 break;
7030 case 2:
7031 /* ignored */
7032 rn = "BadInstrP";
7033 break;
7034 default:
7035 goto cp0_unimplemented;
7036 }
7037 break;
7038 case 9:
7039 switch (sel) {
7040 case 0:
7041 gen_helper_mtc0_count(cpu_env, arg);
7042 rn = "Count";
7043 break;
7044 /* 6,7 are implementation dependent */
7045 default:
7046 goto cp0_unimplemented;
7047 }
7048 /* Stop translation as we may have switched the execution mode */
7049 ctx->bstate = BS_STOP;
7050 break;
7051 case 10:
7052 switch (sel) {
7053 case 0:
7054 gen_helper_mtc0_entryhi(cpu_env, arg);
7055 rn = "EntryHi";
7056 break;
7057 default:
7058 goto cp0_unimplemented;
7059 }
7060 break;
7061 case 11:
7062 switch (sel) {
7063 case 0:
7064 gen_helper_mtc0_compare(cpu_env, arg);
7065 rn = "Compare";
7066 break;
7067 /* 6,7 are implementation dependent */
7068 default:
7069 goto cp0_unimplemented;
7070 }
7071 /* Stop translation as we may have switched the execution mode */
7072 ctx->bstate = BS_STOP;
7073 break;
7074 case 12:
7075 switch (sel) {
7076 case 0:
7077 save_cpu_state(ctx, 1);
7078 gen_helper_mtc0_status(cpu_env, arg);
7079 /* BS_STOP isn't good enough here, hflags may have changed. */
7080 gen_save_pc(ctx->pc + 4);
7081 ctx->bstate = BS_EXCP;
7082 rn = "Status";
7083 break;
7084 case 1:
7085 check_insn(ctx, ISA_MIPS32R2);
7086 gen_helper_mtc0_intctl(cpu_env, arg);
7087 /* Stop translation as we may have switched the execution mode */
7088 ctx->bstate = BS_STOP;
7089 rn = "IntCtl";
7090 break;
7091 case 2:
7092 check_insn(ctx, ISA_MIPS32R2);
7093 gen_helper_mtc0_srsctl(cpu_env, arg);
7094 /* Stop translation as we may have switched the execution mode */
7095 ctx->bstate = BS_STOP;
7096 rn = "SRSCtl";
7097 break;
7098 case 3:
7099 check_insn(ctx, ISA_MIPS32R2);
7100 gen_mtc0_store32(arg, offsetof(CPUMIPSState, CP0_SRSMap));
7101 /* Stop translation as we may have switched the execution mode */
7102 ctx->bstate = BS_STOP;
7103 rn = "SRSMap";
7104 break;
7105 default:
7106 goto cp0_unimplemented;
7107 }
7108 break;
7109 case 13:
7110 switch (sel) {
7111 case 0:
7112 save_cpu_state(ctx, 1);
7113 /* Mark as an IO operation because we may trigger a software
7114 interrupt. */
7115 if (ctx->tb->cflags & CF_USE_ICOUNT) {
7116 gen_io_start();
7117 }
7118 gen_helper_mtc0_cause(cpu_env, arg);
7119 if (ctx->tb->cflags & CF_USE_ICOUNT) {
7120 gen_io_end();
7121 }
7122 /* Stop translation as we may have triggered an intetrupt */
7123 ctx->bstate = BS_STOP;
7124 rn = "Cause";
7125 break;
7126 default:
7127 goto cp0_unimplemented;
7128 }
7129 break;
7130 case 14:
7131 switch (sel) {
7132 case 0:
7133 tcg_gen_st_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_EPC));
7134 rn = "EPC";
7135 break;
7136 default:
7137 goto cp0_unimplemented;
7138 }
7139 break;
7140 case 15:
7141 switch (sel) {
7142 case 0:
7143 /* ignored */
7144 rn = "PRid";
7145 break;
7146 case 1:
7147 check_insn(ctx, ISA_MIPS32R2);
7148 gen_helper_mtc0_ebase(cpu_env, arg);
7149 rn = "EBase";
7150 break;
7151 default:
7152 goto cp0_unimplemented;
7153 }
7154 break;
7155 case 16:
7156 switch (sel) {
7157 case 0:
7158 gen_helper_mtc0_config0(cpu_env, arg);
7159 rn = "Config";
7160 /* Stop translation as we may have switched the execution mode */
7161 ctx->bstate = BS_STOP;
7162 break;
7163 case 1:
7164 /* ignored, read only */
7165 rn = "Config1";
7166 break;
7167 case 2:
7168 gen_helper_mtc0_config2(cpu_env, arg);
7169 rn = "Config2";
7170 /* Stop translation as we may have switched the execution mode */
7171 ctx->bstate = BS_STOP;
7172 break;
7173 case 3:
7174 gen_helper_mtc0_config3(cpu_env, arg);
7175 rn = "Config3";
7176 /* Stop translation as we may have switched the execution mode */
7177 ctx->bstate = BS_STOP;
7178 break;
7179 case 4:
7180 /* currently ignored */
7181 rn = "Config4";
7182 break;
7183 case 5:
7184 gen_helper_mtc0_config5(cpu_env, arg);
7185 rn = "Config5";
7186 /* Stop translation as we may have switched the execution mode */
7187 ctx->bstate = BS_STOP;
7188 break;
7189 /* 6,7 are implementation dependent */
7190 default:
7191 rn = "Invalid config selector";
7192 goto cp0_unimplemented;
7193 }
7194 break;
7195 case 17:
7196 switch (sel) {
7197 case 0:
7198 gen_helper_mtc0_lladdr(cpu_env, arg);
7199 rn = "LLAddr";
7200 break;
7201 default:
7202 goto cp0_unimplemented;
7203 }
7204 break;
7205 case 18:
7206 switch (sel) {
7207 case 0 ... 7:
7208 gen_helper_0e1i(mtc0_watchlo, arg, sel);
7209 rn = "WatchLo";
7210 break;
7211 default:
7212 goto cp0_unimplemented;
7213 }
7214 break;
7215 case 19:
7216 switch (sel) {
7217 case 0 ... 7:
7218 gen_helper_0e1i(mtc0_watchhi, arg, sel);
7219 rn = "WatchHi";
7220 break;
7221 default:
7222 goto cp0_unimplemented;
7223 }
7224 break;
7225 case 20:
7226 switch (sel) {
7227 case 0:
7228 check_insn(ctx, ISA_MIPS3);
7229 gen_helper_mtc0_xcontext(cpu_env, arg);
7230 rn = "XContext";
7231 break;
7232 default:
7233 goto cp0_unimplemented;
7234 }
7235 break;
7236 case 21:
7237 /* Officially reserved, but sel 0 is used for R1x000 framemask */
7238 CP0_CHECK(!(ctx->insn_flags & ISA_MIPS32R6));
7239 switch (sel) {
7240 case 0:
7241 gen_helper_mtc0_framemask(cpu_env, arg);
7242 rn = "Framemask";
7243 break;
7244 default:
7245 goto cp0_unimplemented;
7246 }
7247 break;
7248 case 22:
7249 /* ignored */
7250 rn = "Diagnostic"; /* implementation dependent */
7251 break;
7252 case 23:
7253 switch (sel) {
7254 case 0:
7255 gen_helper_mtc0_debug(cpu_env, arg); /* EJTAG support */
7256 /* BS_STOP isn't good enough here, hflags may have changed. */
7257 gen_save_pc(ctx->pc + 4);
7258 ctx->bstate = BS_EXCP;
7259 rn = "Debug";
7260 break;
7261 case 1:
7262 // gen_helper_mtc0_tracecontrol(cpu_env, arg); /* PDtrace support */
7263 /* Stop translation as we may have switched the execution mode */
7264 ctx->bstate = BS_STOP;
7265 rn = "TraceControl";
7266 // break;
7267 case 2:
7268 // gen_helper_mtc0_tracecontrol2(cpu_env, arg); /* PDtrace support */
7269 /* Stop translation as we may have switched the execution mode */
7270 ctx->bstate = BS_STOP;
7271 rn = "TraceControl2";
7272 // break;
7273 case 3:
7274 // gen_helper_mtc0_usertracedata(cpu_env, arg); /* PDtrace support */
7275 /* Stop translation as we may have switched the execution mode */
7276 ctx->bstate = BS_STOP;
7277 rn = "UserTraceData";
7278 // break;
7279 case 4:
7280 // gen_helper_mtc0_tracebpc(cpu_env, arg); /* PDtrace support */
7281 /* Stop translation as we may have switched the execution mode */
7282 ctx->bstate = BS_STOP;
7283 rn = "TraceBPC";
7284 // break;
7285 default:
7286 goto cp0_unimplemented;
7287 }
7288 break;
7289 case 24:
7290 switch (sel) {
7291 case 0:
7292 /* EJTAG support */
7293 tcg_gen_st_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_DEPC));
7294 rn = "DEPC";
7295 break;
7296 default:
7297 goto cp0_unimplemented;
7298 }
7299 break;
7300 case 25:
7301 switch (sel) {
7302 case 0:
7303 gen_helper_mtc0_performance0(cpu_env, arg);
7304 rn = "Performance0";
7305 break;
7306 case 1:
7307 // gen_helper_mtc0_performance1(cpu_env, arg);
7308 rn = "Performance1";
7309 // break;
7310 case 2:
7311 // gen_helper_mtc0_performance2(cpu_env, arg);
7312 rn = "Performance2";
7313 // break;
7314 case 3:
7315 // gen_helper_mtc0_performance3(cpu_env, arg);
7316 rn = "Performance3";
7317 // break;
7318 case 4:
7319 // gen_helper_mtc0_performance4(cpu_env, arg);
7320 rn = "Performance4";
7321 // break;
7322 case 5:
7323 // gen_helper_mtc0_performance5(cpu_env, arg);
7324 rn = "Performance5";
7325 // break;
7326 case 6:
7327 // gen_helper_mtc0_performance6(cpu_env, arg);
7328 rn = "Performance6";
7329 // break;
7330 case 7:
7331 // gen_helper_mtc0_performance7(cpu_env, arg);
7332 rn = "Performance7";
7333 // break;
7334 default:
7335 goto cp0_unimplemented;
7336 }
7337 break;
7338 case 26:
7339 /* ignored */
7340 rn = "ECC";
7341 break;
7342 case 27:
7343 switch (sel) {
7344 case 0 ... 3:
7345 /* ignored */
7346 rn = "CacheErr";
7347 break;
7348 default:
7349 goto cp0_unimplemented;
7350 }
7351 break;
7352 case 28:
7353 switch (sel) {
7354 case 0:
7355 case 2:
7356 case 4:
7357 case 6:
7358 gen_helper_mtc0_taglo(cpu_env, arg);
7359 rn = "TagLo";
7360 break;
7361 case 1:
7362 case 3:
7363 case 5:
7364 case 7:
7365 gen_helper_mtc0_datalo(cpu_env, arg);
7366 rn = "DataLo";
7367 break;
7368 default:
7369 goto cp0_unimplemented;
7370 }
7371 break;
7372 case 29:
7373 switch (sel) {
7374 case 0:
7375 case 2:
7376 case 4:
7377 case 6:
7378 gen_helper_mtc0_taghi(cpu_env, arg);
7379 rn = "TagHi";
7380 break;
7381 case 1:
7382 case 3:
7383 case 5:
7384 case 7:
7385 gen_helper_mtc0_datahi(cpu_env, arg);
7386 rn = "DataHi";
7387 break;
7388 default:
7389 rn = "invalid sel";
7390 goto cp0_unimplemented;
7391 }
7392 break;
7393 case 30:
7394 switch (sel) {
7395 case 0:
7396 tcg_gen_st_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_ErrorEPC));
7397 rn = "ErrorEPC";
7398 break;
7399 default:
7400 goto cp0_unimplemented;
7401 }
7402 break;
7403 case 31:
7404 switch (sel) {
7405 case 0:
7406 /* EJTAG support */
7407 gen_mtc0_store32(arg, offsetof(CPUMIPSState, CP0_DESAVE));
7408 rn = "DESAVE";
7409 break;
7410 case 2 ... 7:
7411 CP0_CHECK(ctx->kscrexist & (1 << sel));
7412 tcg_gen_st_tl(arg, cpu_env,
7413 offsetof(CPUMIPSState, CP0_KScratch[sel-2]));
7414 rn = "KScratch";
7415 break;
7416 default:
7417 goto cp0_unimplemented;
7418 }
7419 /* Stop translation as we may have switched the execution mode */
7420 ctx->bstate = BS_STOP;
7421 break;
7422 default:
7423 goto cp0_unimplemented;
7424 }
7425 (void)rn; /* avoid a compiler warning */
7426 LOG_DISAS("dmtc0 %s (reg %d sel %d)\n", rn, reg, sel);
7427 /* For simplicity assume that all writes can cause interrupts. */
7428 if (ctx->tb->cflags & CF_USE_ICOUNT) {
7429 gen_io_end();
7430 ctx->bstate = BS_STOP;
7431 }
7432 return;
7433
7434 cp0_unimplemented:
7435 LOG_DISAS("dmtc0 %s (reg %d sel %d)\n", rn, reg, sel);
7436 }
7437 #endif /* TARGET_MIPS64 */
7438
7439 static void gen_mftr(CPUMIPSState *env, DisasContext *ctx, int rt, int rd,
7440 int u, int sel, int h)
7441 {
7442 int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC);
7443 TCGv t0 = tcg_temp_local_new();
7444
7445 if ((env->CP0_VPEConf0 & (1 << CP0VPEC0_MVP)) == 0 &&
7446 ((env->tcs[other_tc].CP0_TCBind & (0xf << CP0TCBd_CurVPE)) !=
7447 (env->active_tc.CP0_TCBind & (0xf << CP0TCBd_CurVPE))))
7448 tcg_gen_movi_tl(t0, -1);
7449 else if ((env->CP0_VPEControl & (0xff << CP0VPECo_TargTC)) >
7450 (env->mvp->CP0_MVPConf0 & (0xff << CP0MVPC0_PTC)))
7451 tcg_gen_movi_tl(t0, -1);
7452 else if (u == 0) {
7453 switch (rt) {
7454 case 1:
7455 switch (sel) {
7456 case 1:
7457 gen_helper_mftc0_vpecontrol(t0, cpu_env);
7458 break;
7459 case 2:
7460 gen_helper_mftc0_vpeconf0(t0, cpu_env);
7461 break;
7462 default:
7463 goto die;
7464 break;
7465 }
7466 break;
7467 case 2:
7468 switch (sel) {
7469 case 1:
7470 gen_helper_mftc0_tcstatus(t0, cpu_env);
7471 break;
7472 case 2:
7473 gen_helper_mftc0_tcbind(t0, cpu_env);
7474 break;
7475 case 3:
7476 gen_helper_mftc0_tcrestart(t0, cpu_env);
7477 break;
7478 case 4:
7479 gen_helper_mftc0_tchalt(t0, cpu_env);
7480 break;
7481 case 5:
7482 gen_helper_mftc0_tccontext(t0, cpu_env);
7483 break;
7484 case 6:
7485 gen_helper_mftc0_tcschedule(t0, cpu_env);
7486 break;
7487 case 7:
7488 gen_helper_mftc0_tcschefback(t0, cpu_env);
7489 break;
7490 default:
7491 gen_mfc0(ctx, t0, rt, sel);
7492 break;
7493 }
7494 break;
7495 case 10:
7496 switch (sel) {
7497 case 0:
7498 gen_helper_mftc0_entryhi(t0, cpu_env);
7499 break;
7500 default:
7501 gen_mfc0(ctx, t0, rt, sel);
7502 break;
7503 }
7504 case 12:
7505 switch (sel) {
7506 case 0:
7507 gen_helper_mftc0_status(t0, cpu_env);
7508 break;
7509 default:
7510 gen_mfc0(ctx, t0, rt, sel);
7511 break;
7512 }
7513 case 13:
7514 switch (sel) {
7515 case 0:
7516 gen_helper_mftc0_cause(t0, cpu_env);
7517 break;
7518 default:
7519 goto die;
7520 break;
7521 }
7522 break;
7523 case 14:
7524 switch (sel) {
7525 case 0:
7526 gen_helper_mftc0_epc(t0, cpu_env);
7527 break;
7528 default:
7529 goto die;
7530 break;
7531 }
7532 break;
7533 case 15:
7534 switch (sel) {
7535 case 1:
7536 gen_helper_mftc0_ebase(t0, cpu_env);
7537 break;
7538 default:
7539 goto die;
7540 break;
7541 }
7542 break;
7543 case 16:
7544 switch (sel) {
7545 case 0 ... 7:
7546 gen_helper_mftc0_configx(t0, cpu_env, tcg_const_tl(sel));
7547 break;
7548 default:
7549 goto die;
7550 break;
7551 }
7552 break;
7553 case 23:
7554 switch (sel) {
7555 case 0:
7556 gen_helper_mftc0_debug(t0, cpu_env);
7557 break;
7558 default:
7559 gen_mfc0(ctx, t0, rt, sel);
7560 break;
7561 }
7562 break;
7563 default:
7564 gen_mfc0(ctx, t0, rt, sel);
7565 }
7566 } else switch (sel) {
7567 /* GPR registers. */
7568 case 0:
7569 gen_helper_1e0i(mftgpr, t0, rt);
7570 break;
7571 /* Auxiliary CPU registers */
7572 case 1:
7573 switch (rt) {
7574 case 0:
7575 gen_helper_1e0i(mftlo, t0, 0);
7576 break;
7577 case 1:
7578 gen_helper_1e0i(mfthi, t0, 0);
7579 break;
7580 case 2:
7581 gen_helper_1e0i(mftacx, t0, 0);
7582 break;
7583 case 4:
7584 gen_helper_1e0i(mftlo, t0, 1);
7585 break;
7586 case 5:
7587 gen_helper_1e0i(mfthi, t0, 1);
7588 break;
7589 case 6:
7590 gen_helper_1e0i(mftacx, t0, 1);
7591 break;
7592 case 8:
7593 gen_helper_1e0i(mftlo, t0, 2);
7594 break;
7595 case 9:
7596 gen_helper_1e0i(mfthi, t0, 2);
7597 break;
7598 case 10:
7599 gen_helper_1e0i(mftacx, t0, 2);
7600 break;
7601 case 12:
7602 gen_helper_1e0i(mftlo, t0, 3);
7603 break;
7604 case 13:
7605 gen_helper_1e0i(mfthi, t0, 3);
7606 break;
7607 case 14:
7608 gen_helper_1e0i(mftacx, t0, 3);
7609 break;
7610 case 16:
7611 gen_helper_mftdsp(t0, cpu_env);
7612 break;
7613 default:
7614 goto die;
7615 }
7616 break;
7617 /* Floating point (COP1). */
7618 case 2:
7619 /* XXX: For now we support only a single FPU context. */
7620 if (h == 0) {
7621 TCGv_i32 fp0 = tcg_temp_new_i32();
7622
7623 gen_load_fpr32(ctx, fp0, rt);
7624 tcg_gen_ext_i32_tl(t0, fp0);
7625 tcg_temp_free_i32(fp0);
7626 } else {
7627 TCGv_i32 fp0 = tcg_temp_new_i32();
7628
7629 gen_load_fpr32h(ctx, fp0, rt);
7630 tcg_gen_ext_i32_tl(t0, fp0);
7631 tcg_temp_free_i32(fp0);
7632 }
7633 break;
7634 case 3:
7635 /* XXX: For now we support only a single FPU context. */
7636 gen_helper_1e0i(cfc1, t0, rt);
7637 break;
7638 /* COP2: Not implemented. */
7639 case 4:
7640 case 5:
7641 /* fall through */
7642 default:
7643 goto die;
7644 }
7645 LOG_DISAS("mftr (reg %d u %d sel %d h %d)\n", rt, u, sel, h);
7646 gen_store_gpr(t0, rd);
7647 tcg_temp_free(t0);
7648 return;
7649
7650 die:
7651 tcg_temp_free(t0);
7652 LOG_DISAS("mftr (reg %d u %d sel %d h %d)\n", rt, u, sel, h);
7653 generate_exception_end(ctx, EXCP_RI);
7654 }
7655
7656 static void gen_mttr(CPUMIPSState *env, DisasContext *ctx, int rd, int rt,
7657 int u, int sel, int h)
7658 {
7659 int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC);
7660 TCGv t0 = tcg_temp_local_new();
7661
7662 gen_load_gpr(t0, rt);
7663 if ((env->CP0_VPEConf0 & (1 << CP0VPEC0_MVP)) == 0 &&
7664 ((env->tcs[other_tc].CP0_TCBind & (0xf << CP0TCBd_CurVPE)) !=
7665 (env->active_tc.CP0_TCBind & (0xf << CP0TCBd_CurVPE))))
7666 /* NOP */ ;
7667 else if ((env->CP0_VPEControl & (0xff << CP0VPECo_TargTC)) >
7668 (env->mvp->CP0_MVPConf0 & (0xff << CP0MVPC0_PTC)))
7669 /* NOP */ ;
7670 else if (u == 0) {
7671 switch (rd) {
7672 case 1:
7673 switch (sel) {
7674 case 1:
7675 gen_helper_mttc0_vpecontrol(cpu_env, t0);
7676 break;
7677 case 2:
7678 gen_helper_mttc0_vpeconf0(cpu_env, t0);
7679 break;
7680 default:
7681 goto die;
7682 break;
7683 }
7684 break;
7685 case 2:
7686 switch (sel) {
7687 case 1:
7688 gen_helper_mttc0_tcstatus(cpu_env, t0);
7689 break;
7690 case 2:
7691 gen_helper_mttc0_tcbind(cpu_env, t0);
7692 break;
7693 case 3:
7694 gen_helper_mttc0_tcrestart(cpu_env, t0);
7695 break;
7696 case 4:
7697 gen_helper_mttc0_tchalt(cpu_env, t0);
7698 break;
7699 case 5:
7700 gen_helper_mttc0_tccontext(cpu_env, t0);
7701 break;
7702 case 6:
7703 gen_helper_mttc0_tcschedule(cpu_env, t0);
7704 break;
7705 case 7:
7706 gen_helper_mttc0_tcschefback(cpu_env, t0);
7707 break;
7708 default:
7709 gen_mtc0(ctx, t0, rd, sel);
7710 break;
7711 }
7712 break;
7713 case 10:
7714 switch (sel) {
7715 case 0:
7716 gen_helper_mttc0_entryhi(cpu_env, t0);
7717 break;
7718 default:
7719 gen_mtc0(ctx, t0, rd, sel);
7720 break;
7721 }
7722 case 12:
7723 switch (sel) {
7724 case 0:
7725 gen_helper_mttc0_status(cpu_env, t0);
7726 break;
7727 default:
7728 gen_mtc0(ctx, t0, rd, sel);
7729 break;
7730 }
7731 case 13:
7732 switch (sel) {
7733 case 0:
7734 gen_helper_mttc0_cause(cpu_env, t0);
7735 break;
7736 default:
7737 goto die;
7738 break;
7739 }
7740 break;
7741 case 15:
7742 switch (sel) {
7743 case 1:
7744 gen_helper_mttc0_ebase(cpu_env, t0);
7745 break;
7746 default:
7747 goto die;
7748 break;
7749 }
7750 break;
7751 case 23:
7752 switch (sel) {
7753 case 0:
7754 gen_helper_mttc0_debug(cpu_env, t0);
7755 break;
7756 default:
7757 gen_mtc0(ctx, t0, rd, sel);
7758 break;
7759 }
7760 break;
7761 default:
7762 gen_mtc0(ctx, t0, rd, sel);
7763 }
7764 } else switch (sel) {
7765 /* GPR registers. */
7766 case 0:
7767 gen_helper_0e1i(mttgpr, t0, rd);
7768 break;
7769 /* Auxiliary CPU registers */
7770 case 1:
7771 switch (rd) {
7772 case 0:
7773 gen_helper_0e1i(mttlo, t0, 0);
7774 break;
7775 case 1:
7776 gen_helper_0e1i(mtthi, t0, 0);
7777 break;
7778 case 2:
7779 gen_helper_0e1i(mttacx, t0, 0);
7780 break;
7781 case 4:
7782 gen_helper_0e1i(mttlo, t0, 1);
7783 break;
7784 case 5:
7785 gen_helper_0e1i(mtthi, t0, 1);
7786 break;
7787 case 6:
7788 gen_helper_0e1i(mttacx, t0, 1);
7789 break;
7790 case 8:
7791 gen_helper_0e1i(mttlo, t0, 2);
7792 break;
7793 case 9:
7794 gen_helper_0e1i(mtthi, t0, 2);
7795 break;
7796 case 10:
7797 gen_helper_0e1i(mttacx, t0, 2);
7798 break;
7799 case 12:
7800 gen_helper_0e1i(mttlo, t0, 3);
7801 break;
7802 case 13:
7803 gen_helper_0e1i(mtthi, t0, 3);
7804 break;
7805 case 14:
7806 gen_helper_0e1i(mttacx, t0, 3);
7807 break;
7808 case 16:
7809 gen_helper_mttdsp(cpu_env, t0);
7810 break;
7811 default:
7812 goto die;
7813 }
7814 break;
7815 /* Floating point (COP1). */
7816 case 2:
7817 /* XXX: For now we support only a single FPU context. */
7818 if (h == 0) {
7819 TCGv_i32 fp0 = tcg_temp_new_i32();
7820
7821 tcg_gen_trunc_tl_i32(fp0, t0);
7822 gen_store_fpr32(ctx, fp0, rd);
7823 tcg_temp_free_i32(fp0);
7824 } else {
7825 TCGv_i32 fp0 = tcg_temp_new_i32();
7826
7827 tcg_gen_trunc_tl_i32(fp0, t0);
7828 gen_store_fpr32h(ctx, fp0, rd);
7829 tcg_temp_free_i32(fp0);
7830 }
7831 break;
7832 case 3:
7833 /* XXX: For now we support only a single FPU context. */
7834 {
7835 TCGv_i32 fs_tmp = tcg_const_i32(rd);
7836
7837 gen_helper_0e2i(ctc1, t0, fs_tmp, rt);
7838 tcg_temp_free_i32(fs_tmp);
7839 }
7840 /* Stop translation as we may have changed hflags */
7841 ctx->bstate = BS_STOP;
7842 break;
7843 /* COP2: Not implemented. */
7844 case 4:
7845 case 5:
7846 /* fall through */
7847 default:
7848 goto die;
7849 }
7850 LOG_DISAS("mttr (reg %d u %d sel %d h %d)\n", rd, u, sel, h);
7851 tcg_temp_free(t0);
7852 return;
7853
7854 die:
7855 tcg_temp_free(t0);
7856 LOG_DISAS("mttr (reg %d u %d sel %d h %d)\n", rd, u, sel, h);
7857 generate_exception_end(ctx, EXCP_RI);
7858 }
7859
7860 static void gen_cp0 (CPUMIPSState *env, DisasContext *ctx, uint32_t opc, int rt, int rd)
7861 {
7862 const char *opn = "ldst";
7863
7864 check_cp0_enabled(ctx);
7865 switch (opc) {
7866 case OPC_MFC0:
7867 if (rt == 0) {
7868 /* Treat as NOP. */
7869 return;
7870 }
7871 gen_mfc0(ctx, cpu_gpr[rt], rd, ctx->opcode & 0x7);
7872 opn = "mfc0";
7873 break;
7874 case OPC_MTC0:
7875 {
7876 TCGv t0 = tcg_temp_new();
7877
7878 gen_load_gpr(t0, rt);
7879 gen_mtc0(ctx, t0, rd, ctx->opcode & 0x7);
7880 tcg_temp_free(t0);
7881 }
7882 opn = "mtc0";
7883 break;
7884 #if defined(TARGET_MIPS64)
7885 case OPC_DMFC0:
7886 check_insn(ctx, ISA_MIPS3);
7887 if (rt == 0) {
7888 /* Treat as NOP. */
7889 return;
7890 }
7891 gen_dmfc0(ctx, cpu_gpr[rt], rd, ctx->opcode & 0x7);
7892 opn = "dmfc0";
7893 break;
7894 case OPC_DMTC0:
7895 check_insn(ctx, ISA_MIPS3);
7896 {
7897 TCGv t0 = tcg_temp_new();
7898
7899 gen_load_gpr(t0, rt);
7900 gen_dmtc0(ctx, t0, rd, ctx->opcode & 0x7);
7901 tcg_temp_free(t0);
7902 }
7903 opn = "dmtc0";
7904 break;
7905 #endif
7906 case OPC_MFHC0:
7907 check_mvh(ctx);
7908 if (rt == 0) {
7909 /* Treat as NOP. */
7910 return;
7911 }
7912 gen_mfhc0(ctx, cpu_gpr[rt], rd, ctx->opcode & 0x7);
7913 opn = "mfhc0";
7914 break;
7915 case OPC_MTHC0:
7916 check_mvh(ctx);
7917 {
7918 TCGv t0 = tcg_temp_new();
7919 gen_load_gpr(t0, rt);
7920 gen_mthc0(ctx, t0, rd, ctx->opcode & 0x7);
7921 tcg_temp_free(t0);
7922 }
7923 opn = "mthc0";
7924 break;
7925 case OPC_MFTR:
7926 check_insn(ctx, ASE_MT);
7927 if (rd == 0) {
7928 /* Treat as NOP. */
7929 return;
7930 }
7931 gen_mftr(env, ctx, rt, rd, (ctx->opcode >> 5) & 1,
7932 ctx->opcode & 0x7, (ctx->opcode >> 4) & 1);
7933 opn = "mftr";
7934 break;
7935 case OPC_MTTR:
7936 check_insn(ctx, ASE_MT);
7937 gen_mttr(env, ctx, rd, rt, (ctx->opcode >> 5) & 1,
7938 ctx->opcode & 0x7, (ctx->opcode >> 4) & 1);
7939 opn = "mttr";
7940 break;
7941 case OPC_TLBWI:
7942 opn = "tlbwi";
7943 if (!env->tlb->helper_tlbwi)
7944 goto die;
7945 gen_helper_tlbwi(cpu_env);
7946 break;
7947 case OPC_TLBINV:
7948 opn = "tlbinv";
7949 if (ctx->ie >= 2) {
7950 if (!env->tlb->helper_tlbinv) {
7951 goto die;
7952 }
7953 gen_helper_tlbinv(cpu_env);
7954 } /* treat as nop if TLBINV not supported */
7955 break;
7956 case OPC_TLBINVF:
7957 opn = "tlbinvf";
7958 if (ctx->ie >= 2) {
7959 if (!env->tlb->helper_tlbinvf) {
7960 goto die;
7961 }
7962 gen_helper_tlbinvf(cpu_env);
7963 } /* treat as nop if TLBINV not supported */
7964 break;
7965 case OPC_TLBWR:
7966 opn = "tlbwr";
7967 if (!env->tlb->helper_tlbwr)
7968 goto die;
7969 gen_helper_tlbwr(cpu_env);
7970 break;
7971 case OPC_TLBP:
7972 opn = "tlbp";
7973 if (!env->tlb->helper_tlbp)
7974 goto die;
7975 gen_helper_tlbp(cpu_env);
7976 break;
7977 case OPC_TLBR:
7978 opn = "tlbr";
7979 if (!env->tlb->helper_tlbr)
7980 goto die;
7981 gen_helper_tlbr(cpu_env);
7982 break;
7983 case OPC_ERET: /* OPC_ERETNC */
7984 if ((ctx->insn_flags & ISA_MIPS32R6) &&
7985 (ctx->hflags & MIPS_HFLAG_BMASK)) {
7986 goto die;
7987 } else {
7988 int bit_shift = (ctx->hflags & MIPS_HFLAG_M16) ? 16 : 6;
7989 if (ctx->opcode & (1 << bit_shift)) {
7990 /* OPC_ERETNC */
7991 opn = "eretnc";
7992 check_insn(ctx, ISA_MIPS32R5);
7993 gen_helper_eretnc(cpu_env);
7994 } else {
7995 /* OPC_ERET */
7996 opn = "eret";
7997 check_insn(ctx, ISA_MIPS2);
7998 gen_helper_eret(cpu_env);
7999 }
8000 ctx->bstate = BS_EXCP;
8001 }
8002 break;
8003 case OPC_DERET:
8004 opn = "deret";
8005 check_insn(ctx, ISA_MIPS32);
8006 if ((ctx->insn_flags & ISA_MIPS32R6) &&
8007 (ctx->hflags & MIPS_HFLAG_BMASK)) {
8008 goto die;
8009 }
8010 if (!(ctx->hflags & MIPS_HFLAG_DM)) {
8011 MIPS_INVAL(opn);
8012 generate_exception_end(ctx, EXCP_RI);
8013 } else {
8014 gen_helper_deret(cpu_env);
8015 ctx->bstate = BS_EXCP;
8016 }
8017 break;
8018 case OPC_WAIT:
8019 opn = "wait";
8020 check_insn(ctx, ISA_MIPS3 | ISA_MIPS32);
8021 if ((ctx->insn_flags & ISA_MIPS32R6) &&
8022 (ctx->hflags & MIPS_HFLAG_BMASK)) {
8023 goto die;
8024 }
8025 /* If we get an exception, we want to restart at next instruction */
8026 ctx->pc += 4;
8027 save_cpu_state(ctx, 1);
8028 ctx->pc -= 4;
8029 gen_helper_wait(cpu_env);
8030 ctx->bstate = BS_EXCP;
8031 break;
8032 default:
8033 die:
8034 MIPS_INVAL(opn);
8035 generate_exception_end(ctx, EXCP_RI);
8036 return;
8037 }
8038 (void)opn; /* avoid a compiler warning */
8039 }
8040 #endif /* !CONFIG_USER_ONLY */
8041
8042 /* CP1 Branches (before delay slot) */
8043 static void gen_compute_branch1(DisasContext *ctx, uint32_t op,
8044 int32_t cc, int32_t offset)
8045 {
8046 target_ulong btarget;
8047 TCGv_i32 t0 = tcg_temp_new_i32();
8048
8049 if ((ctx->insn_flags & ISA_MIPS32R6) && (ctx->hflags & MIPS_HFLAG_BMASK)) {
8050 generate_exception_end(ctx, EXCP_RI);
8051 goto out;
8052 }
8053
8054 if (cc != 0)
8055 check_insn(ctx, ISA_MIPS4 | ISA_MIPS32);
8056
8057 btarget = ctx->pc + 4 + offset;
8058
8059 switch (op) {
8060 case OPC_BC1F:
8061 tcg_gen_shri_i32(t0, fpu_fcr31, get_fp_bit(cc));
8062 tcg_gen_not_i32(t0, t0);
8063 tcg_gen_andi_i32(t0, t0, 1);
8064 tcg_gen_extu_i32_tl(bcond, t0);
8065 goto not_likely;
8066 case OPC_BC1FL:
8067 tcg_gen_shri_i32(t0, fpu_fcr31, get_fp_bit(cc));
8068 tcg_gen_not_i32(t0, t0);
8069 tcg_gen_andi_i32(t0, t0, 1);
8070 tcg_gen_extu_i32_tl(bcond, t0);
8071 goto likely;
8072 case OPC_BC1T:
8073 tcg_gen_shri_i32(t0, fpu_fcr31, get_fp_bit(cc));
8074 tcg_gen_andi_i32(t0, t0, 1);
8075 tcg_gen_extu_i32_tl(bcond, t0);
8076 goto not_likely;
8077 case OPC_BC1TL:
8078 tcg_gen_shri_i32(t0, fpu_fcr31, get_fp_bit(cc));
8079 tcg_gen_andi_i32(t0, t0, 1);
8080 tcg_gen_extu_i32_tl(bcond, t0);
8081 likely:
8082 ctx->hflags |= MIPS_HFLAG_BL;
8083 break;
8084 case OPC_BC1FANY2:
8085 {
8086 TCGv_i32 t1 = tcg_temp_new_i32();
8087 tcg_gen_shri_i32(t0, fpu_fcr31, get_fp_bit(cc));
8088 tcg_gen_shri_i32(t1, fpu_fcr31, get_fp_bit(cc+1));
8089 tcg_gen_nand_i32(t0, t0, t1);
8090 tcg_temp_free_i32(t1);
8091 tcg_gen_andi_i32(t0, t0, 1);
8092 tcg_gen_extu_i32_tl(bcond, t0);
8093 }
8094 goto not_likely;
8095 case OPC_BC1TANY2:
8096 {
8097 TCGv_i32 t1 = tcg_temp_new_i32();
8098 tcg_gen_shri_i32(t0, fpu_fcr31, get_fp_bit(cc));
8099 tcg_gen_shri_i32(t1, fpu_fcr31, get_fp_bit(cc+1));
8100 tcg_gen_or_i32(t0, t0, t1);
8101 tcg_temp_free_i32(t1);
8102 tcg_gen_andi_i32(t0, t0, 1);
8103 tcg_gen_extu_i32_tl(bcond, t0);
8104 }
8105 goto not_likely;
8106 case OPC_BC1FANY4:
8107 {
8108 TCGv_i32 t1 = tcg_temp_new_i32();
8109 tcg_gen_shri_i32(t0, fpu_fcr31, get_fp_bit(cc));
8110 tcg_gen_shri_i32(t1, fpu_fcr31, get_fp_bit(cc+1));
8111 tcg_gen_and_i32(t0, t0, t1);
8112 tcg_gen_shri_i32(t1, fpu_fcr31, get_fp_bit(cc+2));
8113 tcg_gen_and_i32(t0, t0, t1);
8114 tcg_gen_shri_i32(t1, fpu_fcr31, get_fp_bit(cc+3));
8115 tcg_gen_nand_i32(t0, t0, t1);
8116 tcg_temp_free_i32(t1);
8117 tcg_gen_andi_i32(t0, t0, 1);
8118 tcg_gen_extu_i32_tl(bcond, t0);
8119 }
8120 goto not_likely;
8121 case OPC_BC1TANY4:
8122 {
8123 TCGv_i32 t1 = tcg_temp_new_i32();
8124 tcg_gen_shri_i32(t0, fpu_fcr31, get_fp_bit(cc));
8125 tcg_gen_shri_i32(t1, fpu_fcr31, get_fp_bit(cc+1));
8126 tcg_gen_or_i32(t0, t0, t1);
8127 tcg_gen_shri_i32(t1, fpu_fcr31, get_fp_bit(cc+2));
8128 tcg_gen_or_i32(t0, t0, t1);
8129 tcg_gen_shri_i32(t1, fpu_fcr31, get_fp_bit(cc+3));
8130 tcg_gen_or_i32(t0, t0, t1);
8131 tcg_temp_free_i32(t1);
8132 tcg_gen_andi_i32(t0, t0, 1);
8133 tcg_gen_extu_i32_tl(bcond, t0);
8134 }
8135 not_likely:
8136 ctx->hflags |= MIPS_HFLAG_BC;
8137 break;
8138 default:
8139 MIPS_INVAL("cp1 cond branch");
8140 generate_exception_end(ctx, EXCP_RI);
8141 goto out;
8142 }
8143 ctx->btarget = btarget;
8144 ctx->hflags |= MIPS_HFLAG_BDS32;
8145 out:
8146 tcg_temp_free_i32(t0);
8147 }
8148
8149 /* R6 CP1 Branches */
8150 static void gen_compute_branch1_r6(DisasContext *ctx, uint32_t op,
8151 int32_t ft, int32_t offset,
8152 int delayslot_size)
8153 {
8154 target_ulong btarget;
8155 TCGv_i64 t0 = tcg_temp_new_i64();
8156
8157 if (ctx->hflags & MIPS_HFLAG_BMASK) {
8158 #ifdef MIPS_DEBUG_DISAS
8159 LOG_DISAS("Branch in delay / forbidden slot at PC 0x" TARGET_FMT_lx
8160 "\n", ctx->pc);
8161 #endif
8162 generate_exception_end(ctx, EXCP_RI);
8163 goto out;
8164 }
8165
8166 gen_load_fpr64(ctx, t0, ft);
8167 tcg_gen_andi_i64(t0, t0, 1);
8168
8169 btarget = addr_add(ctx, ctx->pc + 4, offset);
8170
8171 switch (op) {
8172 case OPC_BC1EQZ:
8173 tcg_gen_xori_i64(t0, t0, 1);
8174 ctx->hflags |= MIPS_HFLAG_BC;
8175 break;
8176 case OPC_BC1NEZ:
8177 /* t0 already set */
8178 ctx->hflags |= MIPS_HFLAG_BC;
8179 break;
8180 default:
8181 MIPS_INVAL("cp1 cond branch");
8182 generate_exception_end(ctx, EXCP_RI);
8183 goto out;
8184 }
8185
8186 tcg_gen_trunc_i64_tl(bcond, t0);
8187
8188 ctx->btarget = btarget;
8189
8190 switch (delayslot_size) {
8191 case 2:
8192 ctx->hflags |= MIPS_HFLAG_BDS16;
8193 break;
8194 case 4:
8195 ctx->hflags |= MIPS_HFLAG_BDS32;
8196 break;
8197 }
8198
8199 out:
8200 tcg_temp_free_i64(t0);
8201 }
8202
8203 /* Coprocessor 1 (FPU) */
8204
8205 #define FOP(func, fmt) (((fmt) << 21) | (func))
8206
8207 enum fopcode {
8208 OPC_ADD_S = FOP(0, FMT_S),
8209 OPC_SUB_S = FOP(1, FMT_S),
8210 OPC_MUL_S = FOP(2, FMT_S),
8211 OPC_DIV_S = FOP(3, FMT_S),
8212 OPC_SQRT_S = FOP(4, FMT_S),
8213 OPC_ABS_S = FOP(5, FMT_S),
8214 OPC_MOV_S = FOP(6, FMT_S),
8215 OPC_NEG_S = FOP(7, FMT_S),
8216 OPC_ROUND_L_S = FOP(8, FMT_S),
8217 OPC_TRUNC_L_S = FOP(9, FMT_S),
8218 OPC_CEIL_L_S = FOP(10, FMT_S),
8219 OPC_FLOOR_L_S = FOP(11, FMT_S),
8220 OPC_ROUND_W_S = FOP(12, FMT_S),
8221 OPC_TRUNC_W_S = FOP(13, FMT_S),
8222 OPC_CEIL_W_S = FOP(14, FMT_S),
8223 OPC_FLOOR_W_S = FOP(15, FMT_S),
8224 OPC_SEL_S = FOP(16, FMT_S),
8225 OPC_MOVCF_S = FOP(17, FMT_S),
8226 OPC_MOVZ_S = FOP(18, FMT_S),
8227 OPC_MOVN_S = FOP(19, FMT_S),
8228 OPC_SELEQZ_S = FOP(20, FMT_S),
8229 OPC_RECIP_S = FOP(21, FMT_S),
8230 OPC_RSQRT_S = FOP(22, FMT_S),
8231 OPC_SELNEZ_S = FOP(23, FMT_S),
8232 OPC_MADDF_S = FOP(24, FMT_S),
8233 OPC_MSUBF_S = FOP(25, FMT_S),
8234 OPC_RINT_S = FOP(26, FMT_S),
8235 OPC_CLASS_S = FOP(27, FMT_S),
8236 OPC_MIN_S = FOP(28, FMT_S),
8237 OPC_RECIP2_S = FOP(28, FMT_S),
8238 OPC_MINA_S = FOP(29, FMT_S),
8239 OPC_RECIP1_S = FOP(29, FMT_S),
8240 OPC_MAX_S = FOP(30, FMT_S),
8241 OPC_RSQRT1_S = FOP(30, FMT_S),
8242 OPC_MAXA_S = FOP(31, FMT_S),
8243 OPC_RSQRT2_S = FOP(31, FMT_S),
8244 OPC_CVT_D_S = FOP(33, FMT_S),
8245 OPC_CVT_W_S = FOP(36, FMT_S),
8246 OPC_CVT_L_S = FOP(37, FMT_S),
8247 OPC_CVT_PS_S = FOP(38, FMT_S),
8248 OPC_CMP_F_S = FOP (48, FMT_S),
8249 OPC_CMP_UN_S = FOP (49, FMT_S),
8250 OPC_CMP_EQ_S = FOP (50, FMT_S),
8251 OPC_CMP_UEQ_S = FOP (51, FMT_S),
8252 OPC_CMP_OLT_S = FOP (52, FMT_S),
8253 OPC_CMP_ULT_S = FOP (53, FMT_S),
8254 OPC_CMP_OLE_S = FOP (54, FMT_S),
8255 OPC_CMP_ULE_S = FOP (55, FMT_S),
8256 OPC_CMP_SF_S = FOP (56, FMT_S),
8257 OPC_CMP_NGLE_S = FOP (57, FMT_S),
8258 OPC_CMP_SEQ_S = FOP (58, FMT_S),
8259 OPC_CMP_NGL_S = FOP (59, FMT_S),
8260 OPC_CMP_LT_S = FOP (60, FMT_S),
8261 OPC_CMP_NGE_S = FOP (61, FMT_S),
8262 OPC_CMP_LE_S = FOP (62, FMT_S),
8263 OPC_CMP_NGT_S = FOP (63, FMT_S),
8264
8265 OPC_ADD_D = FOP(0, FMT_D),
8266 OPC_SUB_D = FOP(1, FMT_D),
8267 OPC_MUL_D = FOP(2, FMT_D),
8268 OPC_DIV_D = FOP(3, FMT_D),
8269 OPC_SQRT_D = FOP(4, FMT_D),
8270 OPC_ABS_D = FOP(5, FMT_D),
8271 OPC_MOV_D = FOP(6, FMT_D),
8272 OPC_NEG_D = FOP(7, FMT_D),
8273 OPC_ROUND_L_D = FOP(8, FMT_D),
8274 OPC_TRUNC_L_D = FOP(9, FMT_D),
8275 OPC_CEIL_L_D = FOP(10, FMT_D),
8276 OPC_FLOOR_L_D = FOP(11, FMT_D),
8277 OPC_ROUND_W_D = FOP(12, FMT_D),
8278 OPC_TRUNC_W_D = FOP(13, FMT_D),
8279 OPC_CEIL_W_D = FOP(14, FMT_D),
8280 OPC_FLOOR_W_D = FOP(15, FMT_D),
8281 OPC_SEL_D = FOP(16, FMT_D),
8282 OPC_MOVCF_D = FOP(17, FMT_D),
8283 OPC_MOVZ_D = FOP(18, FMT_D),
8284 OPC_MOVN_D = FOP(19, FMT_D),
8285 OPC_SELEQZ_D = FOP(20, FMT_D),
8286 OPC_RECIP_D = FOP(21, FMT_D),
8287 OPC_RSQRT_D = FOP(22, FMT_D),
8288 OPC_SELNEZ_D = FOP(23, FMT_D),
8289 OPC_MADDF_D = FOP(24, FMT_D),
8290 OPC_MSUBF_D = FOP(25, FMT_D),
8291 OPC_RINT_D = FOP(26, FMT_D),
8292 OPC_CLASS_D = FOP(27, FMT_D),
8293 OPC_MIN_D = FOP(28, FMT_D),
8294 OPC_RECIP2_D = FOP(28, FMT_D),
8295 OPC_MINA_D = FOP(29, FMT_D),
8296 OPC_RECIP1_D = FOP(29, FMT_D),
8297 OPC_MAX_D = FOP(30, FMT_D),
8298 OPC_RSQRT1_D = FOP(30, FMT_D),
8299 OPC_MAXA_D = FOP(31, FMT_D),
8300 OPC_RSQRT2_D = FOP(31, FMT_D),
8301 OPC_CVT_S_D = FOP(32, FMT_D),
8302 OPC_CVT_W_D = FOP(36, FMT_D),
8303 OPC_CVT_L_D = FOP(37, FMT_D),
8304 OPC_CMP_F_D = FOP (48, FMT_D),
8305 OPC_CMP_UN_D = FOP (49, FMT_D),
8306 OPC_CMP_EQ_D = FOP (50, FMT_D),
8307 OPC_CMP_UEQ_D = FOP (51, FMT_D),
8308 OPC_CMP_OLT_D = FOP (52, FMT_D),
8309 OPC_CMP_ULT_D = FOP (53, FMT_D),
8310 OPC_CMP_OLE_D = FOP (54, FMT_D),
8311 OPC_CMP_ULE_D = FOP (55, FMT_D),
8312 OPC_CMP_SF_D = FOP (56, FMT_D),
8313 OPC_CMP_NGLE_D = FOP (57, FMT_D),
8314 OPC_CMP_SEQ_D = FOP (58, FMT_D),
8315 OPC_CMP_NGL_D = FOP (59, FMT_D),
8316 OPC_CMP_LT_D = FOP (60, FMT_D),
8317 OPC_CMP_NGE_D = FOP (61, FMT_D),
8318 OPC_CMP_LE_D = FOP (62, FMT_D),
8319 OPC_CMP_NGT_D = FOP (63, FMT_D),
8320
8321 OPC_CVT_S_W = FOP(32, FMT_W),
8322 OPC_CVT_D_W = FOP(33, FMT_W),
8323 OPC_CVT_S_L = FOP(32, FMT_L),
8324 OPC_CVT_D_L = FOP(33, FMT_L),
8325 OPC_CVT_PS_PW = FOP(38, FMT_W),
8326
8327 OPC_ADD_PS = FOP(0, FMT_PS),
8328 OPC_SUB_PS = FOP(1, FMT_PS),
8329 OPC_MUL_PS = FOP(2, FMT_PS),
8330 OPC_DIV_PS = FOP(3, FMT_PS),
8331 OPC_ABS_PS = FOP(5, FMT_PS),
8332 OPC_MOV_PS = FOP(6, FMT_PS),
8333 OPC_NEG_PS = FOP(7, FMT_PS),
8334 OPC_MOVCF_PS = FOP(17, FMT_PS),
8335 OPC_MOVZ_PS = FOP(18, FMT_PS),
8336 OPC_MOVN_PS = FOP(19, FMT_PS),
8337 OPC_ADDR_PS = FOP(24, FMT_PS),
8338 OPC_MULR_PS = FOP(26, FMT_PS),
8339 OPC_RECIP2_PS = FOP(28, FMT_PS),
8340 OPC_RECIP1_PS = FOP(29, FMT_PS),
8341 OPC_RSQRT1_PS = FOP(30, FMT_PS),
8342 OPC_RSQRT2_PS = FOP(31, FMT_PS),
8343
8344 OPC_CVT_S_PU = FOP(32, FMT_PS),
8345 OPC_CVT_PW_PS = FOP(36, FMT_PS),
8346 OPC_CVT_S_PL = FOP(40, FMT_PS),
8347 OPC_PLL_PS = FOP(44, FMT_PS),
8348 OPC_PLU_PS = FOP(45, FMT_PS),
8349 OPC_PUL_PS = FOP(46, FMT_PS),
8350 OPC_PUU_PS = FOP(47, FMT_PS),
8351 OPC_CMP_F_PS = FOP (48, FMT_PS),
8352 OPC_CMP_UN_PS = FOP (49, FMT_PS),
8353 OPC_CMP_EQ_PS = FOP (50, FMT_PS),
8354 OPC_CMP_UEQ_PS = FOP (51, FMT_PS),
8355 OPC_CMP_OLT_PS = FOP (52, FMT_PS),
8356 OPC_CMP_ULT_PS = FOP (53, FMT_PS),
8357 OPC_CMP_OLE_PS = FOP (54, FMT_PS),
8358 OPC_CMP_ULE_PS = FOP (55, FMT_PS),
8359 OPC_CMP_SF_PS = FOP (56, FMT_PS),
8360 OPC_CMP_NGLE_PS = FOP (57, FMT_PS),
8361 OPC_CMP_SEQ_PS = FOP (58, FMT_PS),
8362 OPC_CMP_NGL_PS = FOP (59, FMT_PS),
8363 OPC_CMP_LT_PS = FOP (60, FMT_PS),
8364 OPC_CMP_NGE_PS = FOP (61, FMT_PS),
8365 OPC_CMP_LE_PS = FOP (62, FMT_PS),
8366 OPC_CMP_NGT_PS = FOP (63, FMT_PS),
8367 };
8368
8369 enum r6_f_cmp_op {
8370 R6_OPC_CMP_AF_S = FOP(0, FMT_W),
8371 R6_OPC_CMP_UN_S = FOP(1, FMT_W),
8372 R6_OPC_CMP_EQ_S = FOP(2, FMT_W),
8373 R6_OPC_CMP_UEQ_S = FOP(3, FMT_W),
8374 R6_OPC_CMP_LT_S = FOP(4, FMT_W),
8375 R6_OPC_CMP_ULT_S = FOP(5, FMT_W),
8376 R6_OPC_CMP_LE_S = FOP(6, FMT_W),
8377 R6_OPC_CMP_ULE_S = FOP(7, FMT_W),
8378 R6_OPC_CMP_SAF_S = FOP(8, FMT_W),
8379 R6_OPC_CMP_SUN_S = FOP(9, FMT_W),
8380 R6_OPC_CMP_SEQ_S = FOP(10, FMT_W),
8381 R6_OPC_CMP_SEUQ_S = FOP(11, FMT_W),
8382 R6_OPC_CMP_SLT_S = FOP(12, FMT_W),
8383 R6_OPC_CMP_SULT_S = FOP(13, FMT_W),
8384 R6_OPC_CMP_SLE_S = FOP(14, FMT_W),
8385 R6_OPC_CMP_SULE_S = FOP(15, FMT_W),
8386 R6_OPC_CMP_OR_S = FOP(17, FMT_W),
8387 R6_OPC_CMP_UNE_S = FOP(18, FMT_W),
8388 R6_OPC_CMP_NE_S = FOP(19, FMT_W),
8389 R6_OPC_CMP_SOR_S = FOP(25, FMT_W),
8390 R6_OPC_CMP_SUNE_S = FOP(26, FMT_W),
8391 R6_OPC_CMP_SNE_S = FOP(27, FMT_W),
8392
8393 R6_OPC_CMP_AF_D = FOP(0, FMT_L),
8394 R6_OPC_CMP_UN_D = FOP(1, FMT_L),
8395 R6_OPC_CMP_EQ_D = FOP(2, FMT_L),
8396 R6_OPC_CMP_UEQ_D = FOP(3, FMT_L),
8397 R6_OPC_CMP_LT_D = FOP(4, FMT_L),
8398 R6_OPC_CMP_ULT_D = FOP(5, FMT_L),
8399 R6_OPC_CMP_LE_D = FOP(6, FMT_L),
8400 R6_OPC_CMP_ULE_D = FOP(7, FMT_L),
8401 R6_OPC_CMP_SAF_D = FOP(8, FMT_L),
8402 R6_OPC_CMP_SUN_D = FOP(9, FMT_L),
8403 R6_OPC_CMP_SEQ_D = FOP(10, FMT_L),
8404 R6_OPC_CMP_SEUQ_D = FOP(11, FMT_L),
8405 R6_OPC_CMP_SLT_D = FOP(12, FMT_L),
8406 R6_OPC_CMP_SULT_D = FOP(13, FMT_L),
8407 R6_OPC_CMP_SLE_D = FOP(14, FMT_L),
8408 R6_OPC_CMP_SULE_D = FOP(15, FMT_L),
8409 R6_OPC_CMP_OR_D = FOP(17, FMT_L),
8410 R6_OPC_CMP_UNE_D = FOP(18, FMT_L),
8411 R6_OPC_CMP_NE_D = FOP(19, FMT_L),
8412 R6_OPC_CMP_SOR_D = FOP(25, FMT_L),
8413 R6_OPC_CMP_SUNE_D = FOP(26, FMT_L),
8414 R6_OPC_CMP_SNE_D = FOP(27, FMT_L),
8415 };
8416 static void gen_cp1 (DisasContext *ctx, uint32_t opc, int rt, int fs)
8417 {
8418 TCGv t0 = tcg_temp_new();
8419
8420 switch (opc) {
8421 case OPC_MFC1:
8422 {
8423 TCGv_i32 fp0 = tcg_temp_new_i32();
8424
8425 gen_load_fpr32(ctx, fp0, fs);
8426 tcg_gen_ext_i32_tl(t0, fp0);
8427 tcg_temp_free_i32(fp0);
8428 }
8429 gen_store_gpr(t0, rt);
8430 break;
8431 case OPC_MTC1:
8432 gen_load_gpr(t0, rt);
8433 {
8434 TCGv_i32 fp0 = tcg_temp_new_i32();
8435
8436 tcg_gen_trunc_tl_i32(fp0, t0);
8437 gen_store_fpr32(ctx, fp0, fs);
8438 tcg_temp_free_i32(fp0);
8439 }
8440 break;
8441 case OPC_CFC1:
8442 gen_helper_1e0i(cfc1, t0, fs);
8443 gen_store_gpr(t0, rt);
8444 break;
8445 case OPC_CTC1:
8446 gen_load_gpr(t0, rt);
8447 save_cpu_state(ctx, 0);
8448 {
8449 TCGv_i32 fs_tmp = tcg_const_i32(fs);
8450
8451 gen_helper_0e2i(ctc1, t0, fs_tmp, rt);
8452 tcg_temp_free_i32(fs_tmp);
8453 }
8454 /* Stop translation as we may have changed hflags */
8455 ctx->bstate = BS_STOP;
8456 break;
8457 #if defined(TARGET_MIPS64)
8458 case OPC_DMFC1:
8459 gen_load_fpr64(ctx, t0, fs);
8460 gen_store_gpr(t0, rt);
8461 break;
8462 case OPC_DMTC1:
8463 gen_load_gpr(t0, rt);
8464 gen_store_fpr64(ctx, t0, fs);
8465 break;
8466 #endif
8467 case OPC_MFHC1:
8468 {
8469 TCGv_i32 fp0 = tcg_temp_new_i32();
8470
8471 gen_load_fpr32h(ctx, fp0, fs);
8472 tcg_gen_ext_i32_tl(t0, fp0);
8473 tcg_temp_free_i32(fp0);
8474 }
8475 gen_store_gpr(t0, rt);
8476 break;
8477 case OPC_MTHC1:
8478 gen_load_gpr(t0, rt);
8479 {
8480 TCGv_i32 fp0 = tcg_temp_new_i32();
8481
8482 tcg_gen_trunc_tl_i32(fp0, t0);
8483 gen_store_fpr32h(ctx, fp0, fs);
8484 tcg_temp_free_i32(fp0);
8485 }
8486 break;
8487 default:
8488 MIPS_INVAL("cp1 move");
8489 generate_exception_end(ctx, EXCP_RI);
8490 goto out;
8491 }
8492
8493 out:
8494 tcg_temp_free(t0);
8495 }
8496
8497 static void gen_movci (DisasContext *ctx, int rd, int rs, int cc, int tf)
8498 {
8499 TCGLabel *l1;
8500 TCGCond cond;
8501 TCGv_i32 t0;
8502
8503 if (rd == 0) {
8504 /* Treat as NOP. */
8505 return;
8506 }
8507
8508 if (tf)
8509 cond = TCG_COND_EQ;
8510 else
8511 cond = TCG_COND_NE;
8512
8513 l1 = gen_new_label();
8514 t0 = tcg_temp_new_i32();
8515 tcg_gen_andi_i32(t0, fpu_fcr31, 1 << get_fp_bit(cc));
8516 tcg_gen_brcondi_i32(cond, t0, 0, l1);
8517 tcg_temp_free_i32(t0);
8518 if (rs == 0) {
8519 tcg_gen_movi_tl(cpu_gpr[rd], 0);
8520 } else {
8521 tcg_gen_mov_tl(cpu_gpr[rd], cpu_gpr[rs]);
8522 }
8523 gen_set_label(l1);
8524 }
8525
8526 static inline void gen_movcf_s(DisasContext *ctx, int fs, int fd, int cc,
8527 int tf)
8528 {
8529 int cond;
8530 TCGv_i32 t0 = tcg_temp_new_i32();
8531 TCGLabel *l1 = gen_new_label();
8532
8533 if (tf)
8534 cond = TCG_COND_EQ;
8535 else
8536 cond = TCG_COND_NE;
8537
8538 tcg_gen_andi_i32(t0, fpu_fcr31, 1 << get_fp_bit(cc));
8539 tcg_gen_brcondi_i32(cond, t0, 0, l1);
8540 gen_load_fpr32(ctx, t0, fs);
8541 gen_store_fpr32(ctx, t0, fd);
8542 gen_set_label(l1);
8543 tcg_temp_free_i32(t0);
8544 }
8545
8546 static inline void gen_movcf_d (DisasContext *ctx, int fs, int fd, int cc, int tf)
8547 {
8548 int cond;
8549 TCGv_i32 t0 = tcg_temp_new_i32();
8550 TCGv_i64 fp0;
8551 TCGLabel *l1 = gen_new_label();
8552
8553 if (tf)
8554 cond = TCG_COND_EQ;
8555 else
8556 cond = TCG_COND_NE;
8557
8558 tcg_gen_andi_i32(t0, fpu_fcr31, 1 << get_fp_bit(cc));
8559 tcg_gen_brcondi_i32(cond, t0, 0, l1);
8560 tcg_temp_free_i32(t0);
8561 fp0 = tcg_temp_new_i64();
8562 gen_load_fpr64(ctx, fp0, fs);
8563 gen_store_fpr64(ctx, fp0, fd);
8564 tcg_temp_free_i64(fp0);
8565 gen_set_label(l1);
8566 }
8567
8568 static inline void gen_movcf_ps(DisasContext *ctx, int fs, int fd,
8569 int cc, int tf)
8570 {
8571 int cond;
8572 TCGv_i32 t0 = tcg_temp_new_i32();
8573 TCGLabel *l1 = gen_new_label();
8574 TCGLabel *l2 = gen_new_label();
8575
8576 if (tf)
8577 cond = TCG_COND_EQ;
8578 else
8579 cond = TCG_COND_NE;
8580
8581 tcg_gen_andi_i32(t0, fpu_fcr31, 1 << get_fp_bit(cc));
8582 tcg_gen_brcondi_i32(cond, t0, 0, l1);
8583 gen_load_fpr32(ctx, t0, fs);
8584 gen_store_fpr32(ctx, t0, fd);
8585 gen_set_label(l1);
8586
8587 tcg_gen_andi_i32(t0, fpu_fcr31, 1 << get_fp_bit(cc+1));
8588 tcg_gen_brcondi_i32(cond, t0, 0, l2);
8589 gen_load_fpr32h(ctx, t0, fs);
8590 gen_store_fpr32h(ctx, t0, fd);
8591 tcg_temp_free_i32(t0);
8592 gen_set_label(l2);
8593 }
8594
8595 static void gen_sel_s(DisasContext *ctx, enum fopcode op1, int fd, int ft,
8596 int fs)
8597 {
8598 TCGv_i32 t1 = tcg_const_i32(0);
8599 TCGv_i32 fp0 = tcg_temp_new_i32();
8600 TCGv_i32 fp1 = tcg_temp_new_i32();
8601 TCGv_i32 fp2 = tcg_temp_new_i32();
8602 gen_load_fpr32(ctx, fp0, fd);
8603 gen_load_fpr32(ctx, fp1, ft);
8604 gen_load_fpr32(ctx, fp2, fs);
8605
8606 switch (op1) {
8607 case OPC_SEL_S:
8608 tcg_gen_andi_i32(fp0, fp0, 1);
8609 tcg_gen_movcond_i32(TCG_COND_NE, fp0, fp0, t1, fp1, fp2);
8610 break;
8611 case OPC_SELEQZ_S:
8612 tcg_gen_andi_i32(fp1, fp1, 1);
8613 tcg_gen_movcond_i32(TCG_COND_EQ, fp0, fp1, t1, fp2, t1);
8614 break;
8615 case OPC_SELNEZ_S:
8616 tcg_gen_andi_i32(fp1, fp1, 1);
8617 tcg_gen_movcond_i32(TCG_COND_NE, fp0, fp1, t1, fp2, t1);
8618 break;
8619 default:
8620 MIPS_INVAL("gen_sel_s");
8621 generate_exception_end(ctx, EXCP_RI);
8622 break;
8623 }
8624
8625 gen_store_fpr32(ctx, fp0, fd);
8626 tcg_temp_free_i32(fp2);
8627 tcg_temp_free_i32(fp1);
8628 tcg_temp_free_i32(fp0);
8629 tcg_temp_free_i32(t1);
8630 }
8631
8632 static void gen_sel_d(DisasContext *ctx, enum fopcode op1, int fd, int ft,
8633 int fs)
8634 {
8635 TCGv_i64 t1 = tcg_const_i64(0);
8636 TCGv_i64 fp0 = tcg_temp_new_i64();
8637 TCGv_i64 fp1 = tcg_temp_new_i64();
8638 TCGv_i64 fp2 = tcg_temp_new_i64();
8639 gen_load_fpr64(ctx, fp0, fd);
8640 gen_load_fpr64(ctx, fp1, ft);
8641 gen_load_fpr64(ctx, fp2, fs);
8642
8643 switch (op1) {
8644 case OPC_SEL_D:
8645 tcg_gen_andi_i64(fp0, fp0, 1);
8646 tcg_gen_movcond_i64(TCG_COND_NE, fp0, fp0, t1, fp1, fp2);
8647 break;
8648 case OPC_SELEQZ_D:
8649 tcg_gen_andi_i64(fp1, fp1, 1);
8650 tcg_gen_movcond_i64(TCG_COND_EQ, fp0, fp1, t1, fp2, t1);
8651 break;
8652 case OPC_SELNEZ_D:
8653 tcg_gen_andi_i64(fp1, fp1, 1);
8654 tcg_gen_movcond_i64(TCG_COND_NE, fp0, fp1, t1, fp2, t1);
8655 break;
8656 default:
8657 MIPS_INVAL("gen_sel_d");
8658 generate_exception_end(ctx, EXCP_RI);
8659 break;
8660 }
8661
8662 gen_store_fpr64(ctx, fp0, fd);
8663 tcg_temp_free_i64(fp2);
8664 tcg_temp_free_i64(fp1);
8665 tcg_temp_free_i64(fp0);
8666 tcg_temp_free_i64(t1);
8667 }
8668
8669 static void gen_farith (DisasContext *ctx, enum fopcode op1,
8670 int ft, int fs, int fd, int cc)
8671 {
8672 uint32_t func = ctx->opcode & 0x3f;
8673 switch (op1) {
8674 case OPC_ADD_S:
8675 {
8676 TCGv_i32 fp0 = tcg_temp_new_i32();
8677 TCGv_i32 fp1 = tcg_temp_new_i32();
8678
8679 gen_load_fpr32(ctx, fp0, fs);
8680 gen_load_fpr32(ctx, fp1, ft);
8681 gen_helper_float_add_s(fp0, cpu_env, fp0, fp1);
8682 tcg_temp_free_i32(fp1);
8683 gen_store_fpr32(ctx, fp0, fd);
8684 tcg_temp_free_i32(fp0);
8685 }
8686 break;
8687 case OPC_SUB_S:
8688 {
8689 TCGv_i32 fp0 = tcg_temp_new_i32();
8690 TCGv_i32 fp1 = tcg_temp_new_i32();
8691
8692 gen_load_fpr32(ctx, fp0, fs);
8693 gen_load_fpr32(ctx, fp1, ft);
8694 gen_helper_float_sub_s(fp0, cpu_env, fp0, fp1);
8695 tcg_temp_free_i32(fp1);
8696 gen_store_fpr32(ctx, fp0, fd);
8697 tcg_temp_free_i32(fp0);
8698 }
8699 break;
8700 case OPC_MUL_S:
8701 {
8702 TCGv_i32 fp0 = tcg_temp_new_i32();
8703 TCGv_i32 fp1 = tcg_temp_new_i32();
8704
8705 gen_load_fpr32(ctx, fp0, fs);
8706 gen_load_fpr32(ctx, fp1, ft);
8707 gen_helper_float_mul_s(fp0, cpu_env, fp0, fp1);
8708 tcg_temp_free_i32(fp1);
8709 gen_store_fpr32(ctx, fp0, fd);
8710 tcg_temp_free_i32(fp0);
8711 }
8712 break;
8713 case OPC_DIV_S:
8714 {
8715 TCGv_i32 fp0 = tcg_temp_new_i32();
8716 TCGv_i32 fp1 = tcg_temp_new_i32();
8717
8718 gen_load_fpr32(ctx, fp0, fs);
8719 gen_load_fpr32(ctx, fp1, ft);
8720 gen_helper_float_div_s(fp0, cpu_env, fp0, fp1);
8721 tcg_temp_free_i32(fp1);
8722 gen_store_fpr32(ctx, fp0, fd);
8723 tcg_temp_free_i32(fp0);
8724 }
8725 break;
8726 case OPC_SQRT_S:
8727 {
8728 TCGv_i32 fp0 = tcg_temp_new_i32();
8729
8730 gen_load_fpr32(ctx, fp0, fs);
8731 gen_helper_float_sqrt_s(fp0, cpu_env, fp0);
8732 gen_store_fpr32(ctx, fp0, fd);
8733 tcg_temp_free_i32(fp0);
8734 }
8735 break;
8736 case OPC_ABS_S:
8737 {
8738 TCGv_i32 fp0 = tcg_temp_new_i32();
8739
8740 gen_load_fpr32(ctx, fp0, fs);
8741 gen_helper_float_abs_s(fp0, fp0);
8742 gen_store_fpr32(ctx, fp0, fd);
8743 tcg_temp_free_i32(fp0);
8744 }
8745 break;
8746 case OPC_MOV_S:
8747 {
8748 TCGv_i32 fp0 = tcg_temp_new_i32();
8749
8750 gen_load_fpr32(ctx, fp0, fs);
8751 gen_store_fpr32(ctx, fp0, fd);
8752 tcg_temp_free_i32(fp0);
8753 }
8754 break;
8755 case OPC_NEG_S:
8756 {
8757 TCGv_i32 fp0 = tcg_temp_new_i32();
8758
8759 gen_load_fpr32(ctx, fp0, fs);
8760 gen_helper_float_chs_s(fp0, fp0);
8761 gen_store_fpr32(ctx, fp0, fd);
8762 tcg_temp_free_i32(fp0);
8763 }
8764 break;
8765 case OPC_ROUND_L_S:
8766 check_cp1_64bitmode(ctx);
8767 {
8768 TCGv_i32 fp32 = tcg_temp_new_i32();
8769 TCGv_i64 fp64 = tcg_temp_new_i64();
8770
8771 gen_load_fpr32(ctx, fp32, fs);
8772 gen_helper_float_roundl_s(fp64, cpu_env, fp32);
8773 tcg_temp_free_i32(fp32);
8774 gen_store_fpr64(ctx, fp64, fd);
8775 tcg_temp_free_i64(fp64);
8776 }
8777 break;
8778 case OPC_TRUNC_L_S:
8779 check_cp1_64bitmode(ctx);
8780 {
8781 TCGv_i32 fp32 = tcg_temp_new_i32();
8782 TCGv_i64 fp64 = tcg_temp_new_i64();
8783
8784 gen_load_fpr32(ctx, fp32, fs);
8785 gen_helper_float_truncl_s(fp64, cpu_env, fp32);
8786 tcg_temp_free_i32(fp32);
8787 gen_store_fpr64(ctx, fp64, fd);
8788 tcg_temp_free_i64(fp64);
8789 }
8790 break;
8791 case OPC_CEIL_L_S:
8792 check_cp1_64bitmode(ctx);
8793 {
8794 TCGv_i32 fp32 = tcg_temp_new_i32();
8795 TCGv_i64 fp64 = tcg_temp_new_i64();
8796
8797 gen_load_fpr32(ctx, fp32, fs);
8798 gen_helper_float_ceill_s(fp64, cpu_env, fp32);
8799 tcg_temp_free_i32(fp32);
8800 gen_store_fpr64(ctx, fp64, fd);
8801 tcg_temp_free_i64(fp64);
8802 }
8803 break;
8804 case OPC_FLOOR_L_S:
8805 check_cp1_64bitmode(ctx);
8806 {
8807 TCGv_i32 fp32 = tcg_temp_new_i32();
8808 TCGv_i64 fp64 = tcg_temp_new_i64();
8809
8810 gen_load_fpr32(ctx, fp32, fs);
8811 gen_helper_float_floorl_s(fp64, cpu_env, fp32);
8812 tcg_temp_free_i32(fp32);
8813 gen_store_fpr64(ctx, fp64, fd);
8814 tcg_temp_free_i64(fp64);
8815 }
8816 break;
8817 case OPC_ROUND_W_S:
8818 {
8819 TCGv_i32 fp0 = tcg_temp_new_i32();
8820
8821 gen_load_fpr32(ctx, fp0, fs);
8822 gen_helper_float_roundw_s(fp0, cpu_env, fp0);
8823 gen_store_fpr32(ctx, fp0, fd);
8824 tcg_temp_free_i32(fp0);
8825 }
8826 break;
8827 case OPC_TRUNC_W_S:
8828 {
8829 TCGv_i32 fp0 = tcg_temp_new_i32();
8830
8831 gen_load_fpr32(ctx, fp0, fs);
8832 gen_helper_float_truncw_s(fp0, cpu_env, fp0);
8833 gen_store_fpr32(ctx, fp0, fd);
8834 tcg_temp_free_i32(fp0);
8835 }
8836 break;
8837 case OPC_CEIL_W_S:
8838 {
8839 TCGv_i32 fp0 = tcg_temp_new_i32();
8840
8841 gen_load_fpr32(ctx, fp0, fs);
8842 gen_helper_float_ceilw_s(fp0, cpu_env, fp0);
8843 gen_store_fpr32(ctx, fp0, fd);
8844 tcg_temp_free_i32(fp0);
8845 }
8846 break;
8847 case OPC_FLOOR_W_S:
8848 {
8849 TCGv_i32 fp0 = tcg_temp_new_i32();
8850
8851 gen_load_fpr32(ctx, fp0, fs);
8852 gen_helper_float_floorw_s(fp0, cpu_env, fp0);
8853 gen_store_fpr32(ctx, fp0, fd);
8854 tcg_temp_free_i32(fp0);
8855 }
8856 break;
8857 case OPC_SEL_S:
8858 check_insn(ctx, ISA_MIPS32R6);
8859 gen_sel_s(ctx, op1, fd, ft, fs);
8860 break;
8861 case OPC_SELEQZ_S:
8862 check_insn(ctx, ISA_MIPS32R6);
8863 gen_sel_s(ctx, op1, fd, ft, fs);
8864 break;
8865 case OPC_SELNEZ_S:
8866 check_insn(ctx, ISA_MIPS32R6);
8867 gen_sel_s(ctx, op1, fd, ft, fs);
8868 break;
8869 case OPC_MOVCF_S:
8870 check_insn_opc_removed(ctx, ISA_MIPS32R6);
8871 gen_movcf_s(ctx, fs, fd, (ft >> 2) & 0x7, ft & 0x1);
8872 break;
8873 case OPC_MOVZ_S:
8874 check_insn_opc_removed(ctx, ISA_MIPS32R6);
8875 {
8876 TCGLabel *l1 = gen_new_label();
8877 TCGv_i32 fp0;
8878
8879 if (ft != 0) {
8880 tcg_gen_brcondi_tl(TCG_COND_NE, cpu_gpr[ft], 0, l1);
8881 }
8882 fp0 = tcg_temp_new_i32();
8883 gen_load_fpr32(ctx, fp0, fs);
8884 gen_store_fpr32(ctx, fp0, fd);
8885 tcg_temp_free_i32(fp0);
8886 gen_set_label(l1);
8887 }
8888 break;
8889 case OPC_MOVN_S:
8890 check_insn_opc_removed(ctx, ISA_MIPS32R6);
8891 {
8892 TCGLabel *l1 = gen_new_label();
8893 TCGv_i32 fp0;
8894
8895 if (ft != 0) {
8896 tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_gpr[ft], 0, l1);
8897 fp0 = tcg_temp_new_i32();
8898 gen_load_fpr32(ctx, fp0, fs);
8899 gen_store_fpr32(ctx, fp0, fd);
8900 tcg_temp_free_i32(fp0);
8901 gen_set_label(l1);
8902 }
8903 }
8904 break;
8905 case OPC_RECIP_S:
8906 {
8907 TCGv_i32 fp0 = tcg_temp_new_i32();
8908
8909 gen_load_fpr32(ctx, fp0, fs);
8910 gen_helper_float_recip_s(fp0, cpu_env, fp0);
8911 gen_store_fpr32(ctx, fp0, fd);
8912 tcg_temp_free_i32(fp0);
8913 }
8914 break;
8915 case OPC_RSQRT_S:
8916 {
8917 TCGv_i32 fp0 = tcg_temp_new_i32();
8918
8919 gen_load_fpr32(ctx, fp0, fs);
8920 gen_helper_float_rsqrt_s(fp0, cpu_env, fp0);
8921 gen_store_fpr32(ctx, fp0, fd);
8922 tcg_temp_free_i32(fp0);
8923 }
8924 break;
8925 case OPC_MADDF_S:
8926 check_insn(ctx, ISA_MIPS32R6);
8927 {
8928 TCGv_i32 fp0 = tcg_temp_new_i32();
8929 TCGv_i32 fp1 = tcg_temp_new_i32();
8930 TCGv_i32 fp2 = tcg_temp_new_i32();
8931 gen_load_fpr32(ctx, fp0, fs);
8932 gen_load_fpr32(ctx, fp1, ft);
8933 gen_load_fpr32(ctx, fp2, fd);
8934 gen_helper_float_maddf_s(fp2, cpu_env, fp0, fp1, fp2);
8935 gen_store_fpr32(ctx, fp2, fd);
8936 tcg_temp_free_i32(fp2);
8937 tcg_temp_free_i32(fp1);
8938 tcg_temp_free_i32(fp0);
8939 }
8940 break;
8941 case OPC_MSUBF_S:
8942 check_insn(ctx, ISA_MIPS32R6);
8943 {
8944 TCGv_i32 fp0 = tcg_temp_new_i32();
8945 TCGv_i32 fp1 = tcg_temp_new_i32();
8946 TCGv_i32 fp2 = tcg_temp_new_i32();
8947 gen_load_fpr32(ctx, fp0, fs);
8948 gen_load_fpr32(ctx, fp1, ft);
8949 gen_load_fpr32(ctx, fp2, fd);
8950 gen_helper_float_msubf_s(fp2, cpu_env, fp0, fp1, fp2);
8951 gen_store_fpr32(ctx, fp2, fd);
8952 tcg_temp_free_i32(fp2);
8953 tcg_temp_free_i32(fp1);
8954 tcg_temp_free_i32(fp0);
8955 }
8956 break;
8957 case OPC_RINT_S:
8958 check_insn(ctx, ISA_MIPS32R6);
8959 {
8960 TCGv_i32 fp0 = tcg_temp_new_i32();
8961 gen_load_fpr32(ctx, fp0, fs);
8962 gen_helper_float_rint_s(fp0, cpu_env, fp0);
8963 gen_store_fpr32(ctx, fp0, fd);
8964 tcg_temp_free_i32(fp0);
8965 }
8966 break;
8967 case OPC_CLASS_S:
8968 check_insn(ctx, ISA_MIPS32R6);
8969 {
8970 TCGv_i32 fp0 = tcg_temp_new_i32();
8971 gen_load_fpr32(ctx, fp0, fs);
8972 gen_helper_float_class_s(fp0, fp0);
8973 gen_store_fpr32(ctx, fp0, fd);
8974 tcg_temp_free_i32(fp0);
8975 }
8976 break;
8977 case OPC_MIN_S: /* OPC_RECIP2_S */
8978 if (ctx->insn_flags & ISA_MIPS32R6) {
8979 /* OPC_MIN_S */
8980 TCGv_i32 fp0 = tcg_temp_new_i32();
8981 TCGv_i32 fp1 = tcg_temp_new_i32();
8982 TCGv_i32 fp2 = tcg_temp_new_i32();
8983 gen_load_fpr32(ctx, fp0, fs);
8984 gen_load_fpr32(ctx, fp1, ft);
8985 gen_helper_float_min_s(fp2, cpu_env, fp0, fp1);
8986 gen_store_fpr32(ctx, fp2, fd);
8987 tcg_temp_free_i32(fp2);
8988 tcg_temp_free_i32(fp1);
8989 tcg_temp_free_i32(fp0);
8990 } else {
8991 /* OPC_RECIP2_S */
8992 check_cp1_64bitmode(ctx);
8993 {
8994 TCGv_i32 fp0 = tcg_temp_new_i32();
8995 TCGv_i32 fp1 = tcg_temp_new_i32();
8996
8997 gen_load_fpr32(ctx, fp0, fs);
8998 gen_load_fpr32(ctx, fp1, ft);
8999 gen_helper_float_recip2_s(fp0, cpu_env, fp0, fp1);
9000 tcg_temp_free_i32(fp1);
9001 gen_store_fpr32(ctx, fp0, fd);
9002 tcg_temp_free_i32(fp0);
9003 }
9004 }
9005 break;
9006 case OPC_MINA_S: /* OPC_RECIP1_S */
9007 if (ctx->insn_flags & ISA_MIPS32R6) {
9008 /* OPC_MINA_S */
9009 TCGv_i32 fp0 = tcg_temp_new_i32();
9010 TCGv_i32 fp1 = tcg_temp_new_i32();
9011 TCGv_i32 fp2 = tcg_temp_new_i32();
9012 gen_load_fpr32(ctx, fp0, fs);
9013 gen_load_fpr32(ctx, fp1, ft);
9014 gen_helper_float_mina_s(fp2, cpu_env, fp0, fp1);
9015 gen_store_fpr32(ctx, fp2, fd);
9016 tcg_temp_free_i32(fp2);
9017 tcg_temp_free_i32(fp1);
9018 tcg_temp_free_i32(fp0);
9019 } else {
9020 /* OPC_RECIP1_S */
9021 check_cp1_64bitmode(ctx);
9022 {
9023 TCGv_i32 fp0 = tcg_temp_new_i32();
9024
9025 gen_load_fpr32(ctx, fp0, fs);
9026 gen_helper_float_recip1_s(fp0, cpu_env, fp0);
9027 gen_store_fpr32(ctx, fp0, fd);
9028 tcg_temp_free_i32(fp0);
9029 }
9030 }
9031 break;
9032 case OPC_MAX_S: /* OPC_RSQRT1_S */
9033 if (ctx->insn_flags & ISA_MIPS32R6) {
9034 /* OPC_MAX_S */
9035 TCGv_i32 fp0 = tcg_temp_new_i32();
9036 TCGv_i32 fp1 = tcg_temp_new_i32();
9037 gen_load_fpr32(ctx, fp0, fs);
9038 gen_load_fpr32(ctx, fp1, ft);
9039 gen_helper_float_max_s(fp1, cpu_env, fp0, fp1);
9040 gen_store_fpr32(ctx, fp1, fd);
9041 tcg_temp_free_i32(fp1);
9042 tcg_temp_free_i32(fp0);
9043 } else {
9044 /* OPC_RSQRT1_S */
9045 check_cp1_64bitmode(ctx);
9046 {
9047 TCGv_i32 fp0 = tcg_temp_new_i32();
9048
9049 gen_load_fpr32(ctx, fp0, fs);
9050 gen_helper_float_rsqrt1_s(fp0, cpu_env, fp0);
9051 gen_store_fpr32(ctx, fp0, fd);
9052 tcg_temp_free_i32(fp0);
9053 }
9054 }
9055 break;
9056 case OPC_MAXA_S: /* OPC_RSQRT2_S */
9057 if (ctx->insn_flags & ISA_MIPS32R6) {
9058 /* OPC_MAXA_S */
9059 TCGv_i32 fp0 = tcg_temp_new_i32();
9060 TCGv_i32 fp1 = tcg_temp_new_i32();
9061 gen_load_fpr32(ctx, fp0, fs);
9062 gen_load_fpr32(ctx, fp1, ft);
9063 gen_helper_float_maxa_s(fp1, cpu_env, fp0, fp1);
9064 gen_store_fpr32(ctx, fp1, fd);
9065 tcg_temp_free_i32(fp1);
9066 tcg_temp_free_i32(fp0);
9067 } else {
9068 /* OPC_RSQRT2_S */
9069 check_cp1_64bitmode(ctx);
9070 {
9071 TCGv_i32 fp0 = tcg_temp_new_i32();
9072 TCGv_i32 fp1 = tcg_temp_new_i32();
9073
9074 gen_load_fpr32(ctx, fp0, fs);
9075 gen_load_fpr32(ctx, fp1, ft);
9076 gen_helper_float_rsqrt2_s(fp0, cpu_env, fp0, fp1);
9077 tcg_temp_free_i32(fp1);
9078 gen_store_fpr32(ctx, fp0, fd);
9079 tcg_temp_free_i32(fp0);
9080 }
9081 }
9082 break;
9083 case OPC_CVT_D_S:
9084 check_cp1_registers(ctx, fd);
9085 {
9086 TCGv_i32 fp32 = tcg_temp_new_i32();
9087 TCGv_i64 fp64 = tcg_temp_new_i64();
9088
9089 gen_load_fpr32(ctx, fp32, fs);
9090 gen_helper_float_cvtd_s(fp64, cpu_env, fp32);
9091 tcg_temp_free_i32(fp32);
9092 gen_store_fpr64(ctx, fp64, fd);
9093 tcg_temp_free_i64(fp64);
9094 }
9095 break;
9096 case OPC_CVT_W_S:
9097 {
9098 TCGv_i32 fp0 = tcg_temp_new_i32();
9099
9100 gen_load_fpr32(ctx, fp0, fs);
9101 gen_helper_float_cvtw_s(fp0, cpu_env, fp0);
9102 gen_store_fpr32(ctx, fp0, fd);
9103 tcg_temp_free_i32(fp0);
9104 }
9105 break;
9106 case OPC_CVT_L_S:
9107 check_cp1_64bitmode(ctx);
9108 {
9109 TCGv_i32 fp32 = tcg_temp_new_i32();
9110 TCGv_i64 fp64 = tcg_temp_new_i64();
9111
9112 gen_load_fpr32(ctx, fp32, fs);
9113 gen_helper_float_cvtl_s(fp64, cpu_env, fp32);
9114 tcg_temp_free_i32(fp32);
9115 gen_store_fpr64(ctx, fp64, fd);
9116 tcg_temp_free_i64(fp64);
9117 }
9118 break;
9119 case OPC_CVT_PS_S:
9120 check_ps(ctx);
9121 {
9122 TCGv_i64 fp64 = tcg_temp_new_i64();
9123 TCGv_i32 fp32_0 = tcg_temp_new_i32();
9124 TCGv_i32 fp32_1 = tcg_temp_new_i32();
9125
9126 gen_load_fpr32(ctx, fp32_0, fs);
9127 gen_load_fpr32(ctx, fp32_1, ft);
9128 tcg_gen_concat_i32_i64(fp64, fp32_1, fp32_0);
9129 tcg_temp_free_i32(fp32_1);
9130 tcg_temp_free_i32(fp32_0);
9131 gen_store_fpr64(ctx, fp64, fd);
9132 tcg_temp_free_i64(fp64);
9133 }
9134 break;
9135 case OPC_CMP_F_S:
9136 case OPC_CMP_UN_S:
9137 case OPC_CMP_EQ_S:
9138 case OPC_CMP_UEQ_S:
9139 case OPC_CMP_OLT_S:
9140 case OPC_CMP_ULT_S:
9141 case OPC_CMP_OLE_S:
9142 case OPC_CMP_ULE_S:
9143 case OPC_CMP_SF_S:
9144 case OPC_CMP_NGLE_S:
9145 case OPC_CMP_SEQ_S:
9146 case OPC_CMP_NGL_S:
9147 case OPC_CMP_LT_S:
9148 case OPC_CMP_NGE_S:
9149 case OPC_CMP_LE_S:
9150 case OPC_CMP_NGT_S:
9151 check_insn_opc_removed(ctx, ISA_MIPS32R6);
9152 if (ctx->opcode & (1 << 6)) {
9153 gen_cmpabs_s(ctx, func-48, ft, fs, cc);
9154 } else {
9155 gen_cmp_s(ctx, func-48, ft, fs, cc);
9156 }
9157 break;
9158 case OPC_ADD_D:
9159 check_cp1_registers(ctx, fs | ft | fd);
9160 {
9161 TCGv_i64 fp0 = tcg_temp_new_i64();
9162 TCGv_i64 fp1 = tcg_temp_new_i64();
9163
9164 gen_load_fpr64(ctx, fp0, fs);
9165 gen_load_fpr64(ctx, fp1, ft);
9166 gen_helper_float_add_d(fp0, cpu_env, fp0, fp1);
9167 tcg_temp_free_i64(fp1);
9168 gen_store_fpr64(ctx, fp0, fd);
9169 tcg_temp_free_i64(fp0);
9170 }
9171 break;
9172 case OPC_SUB_D:
9173 check_cp1_registers(ctx, fs | ft | fd);
9174 {
9175 TCGv_i64 fp0 = tcg_temp_new_i64();
9176 TCGv_i64 fp1 = tcg_temp_new_i64();
9177
9178 gen_load_fpr64(ctx, fp0, fs);
9179 gen_load_fpr64(ctx, fp1, ft);
9180 gen_helper_float_sub_d(fp0, cpu_env, fp0, fp1);
9181 tcg_temp_free_i64(fp1);
9182 gen_store_fpr64(ctx, fp0, fd);
9183 tcg_temp_free_i64(fp0);
9184 }
9185 break;
9186 case OPC_MUL_D:
9187 check_cp1_registers(ctx, fs | ft | fd);
9188 {
9189 TCGv_i64 fp0 = tcg_temp_new_i64();
9190 TCGv_i64 fp1 = tcg_temp_new_i64();
9191
9192 gen_load_fpr64(ctx, fp0, fs);
9193 gen_load_fpr64(ctx, fp1, ft);
9194 gen_helper_float_mul_d(fp0, cpu_env, fp0, fp1);
9195 tcg_temp_free_i64(fp1);
9196 gen_store_fpr64(ctx, fp0, fd);
9197 tcg_temp_free_i64(fp0);
9198 }
9199 break;
9200 case OPC_DIV_D:
9201 check_cp1_registers(ctx, fs | ft | fd);
9202 {
9203 TCGv_i64 fp0 = tcg_temp_new_i64();
9204 TCGv_i64 fp1 = tcg_temp_new_i64();
9205
9206 gen_load_fpr64(ctx, fp0, fs);
9207 gen_load_fpr64(ctx, fp1, ft);
9208 gen_helper_float_div_d(fp0, cpu_env, fp0, fp1);
9209 tcg_temp_free_i64(fp1);
9210 gen_store_fpr64(ctx, fp0, fd);
9211 tcg_temp_free_i64(fp0);
9212 }
9213 break;
9214 case OPC_SQRT_D:
9215 check_cp1_registers(ctx, fs | fd);
9216 {
9217 TCGv_i64 fp0 = tcg_temp_new_i64();
9218
9219 gen_load_fpr64(ctx, fp0, fs);
9220 gen_helper_float_sqrt_d(fp0, cpu_env, fp0);
9221 gen_store_fpr64(ctx, fp0, fd);
9222 tcg_temp_free_i64(fp0);
9223 }
9224 break;
9225 case OPC_ABS_D:
9226 check_cp1_registers(ctx, fs | fd);
9227 {
9228 TCGv_i64 fp0 = tcg_temp_new_i64();
9229
9230 gen_load_fpr64(ctx, fp0, fs);
9231 gen_helper_float_abs_d(fp0, fp0);
9232 gen_store_fpr64(ctx, fp0, fd);
9233 tcg_temp_free_i64(fp0);
9234 }
9235 break;
9236 case OPC_MOV_D:
9237 check_cp1_registers(ctx, fs | fd);
9238 {
9239 TCGv_i64 fp0 = tcg_temp_new_i64();
9240
9241 gen_load_fpr64(ctx, fp0, fs);
9242 gen_store_fpr64(ctx, fp0, fd);
9243 tcg_temp_free_i64(fp0);
9244 }
9245 break;
9246 case OPC_NEG_D:
9247 check_cp1_registers(ctx, fs | fd);
9248 {
9249 TCGv_i64 fp0 = tcg_temp_new_i64();
9250
9251 gen_load_fpr64(ctx, fp0, fs);
9252 gen_helper_float_chs_d(fp0, fp0);
9253 gen_store_fpr64(ctx, fp0, fd);
9254 tcg_temp_free_i64(fp0);
9255 }
9256 break;
9257 case OPC_ROUND_L_D:
9258 check_cp1_64bitmode(ctx);
9259 {
9260 TCGv_i64 fp0 = tcg_temp_new_i64();
9261
9262 gen_load_fpr64(ctx, fp0, fs);
9263 gen_helper_float_roundl_d(fp0, cpu_env, fp0);
9264 gen_store_fpr64(ctx, fp0, fd);
9265 tcg_temp_free_i64(fp0);
9266 }
9267 break;
9268 case OPC_TRUNC_L_D:
9269 check_cp1_64bitmode(ctx);
9270 {
9271 TCGv_i64 fp0 = tcg_temp_new_i64();
9272
9273 gen_load_fpr64(ctx, fp0, fs);
9274 gen_helper_float_truncl_d(fp0, cpu_env, fp0);
9275 gen_store_fpr64(ctx, fp0, fd);
9276 tcg_temp_free_i64(fp0);
9277 }
9278 break;
9279 case OPC_CEIL_L_D:
9280 check_cp1_64bitmode(ctx);
9281 {
9282 TCGv_i64 fp0 = tcg_temp_new_i64();
9283
9284 gen_load_fpr64(ctx, fp0, fs);
9285 gen_helper_float_ceill_d(fp0, cpu_env, fp0);
9286 gen_store_fpr64(ctx, fp0, fd);
9287 tcg_temp_free_i64(fp0);
9288 }
9289 break;
9290 case OPC_FLOOR_L_D:
9291 check_cp1_64bitmode(ctx);
9292 {
9293 TCGv_i64 fp0 = tcg_temp_new_i64();
9294
9295 gen_load_fpr64(ctx, fp0, fs);
9296 gen_helper_float_floorl_d(fp0, cpu_env, fp0);
9297 gen_store_fpr64(ctx, fp0, fd);
9298 tcg_temp_free_i64(fp0);
9299 }
9300 break;
9301 case OPC_ROUND_W_D:
9302 check_cp1_registers(ctx, fs);
9303 {
9304 TCGv_i32 fp32 = tcg_temp_new_i32();
9305 TCGv_i64 fp64 = tcg_temp_new_i64();
9306
9307 gen_load_fpr64(ctx, fp64, fs);
9308 gen_helper_float_roundw_d(fp32, cpu_env, fp64);
9309 tcg_temp_free_i64(fp64);
9310 gen_store_fpr32(ctx, fp32, fd);
9311 tcg_temp_free_i32(fp32);
9312 }
9313 break;
9314 case OPC_TRUNC_W_D:
9315 check_cp1_registers(ctx, fs);
9316 {
9317 TCGv_i32 fp32 = tcg_temp_new_i32();
9318 TCGv_i64 fp64 = tcg_temp_new_i64();
9319
9320 gen_load_fpr64(ctx, fp64, fs);
9321 gen_helper_float_truncw_d(fp32, cpu_env, fp64);
9322 tcg_temp_free_i64(fp64);
9323 gen_store_fpr32(ctx, fp32, fd);
9324 tcg_temp_free_i32(fp32);
9325 }
9326 break;
9327 case OPC_CEIL_W_D:
9328 check_cp1_registers(ctx, fs);
9329 {
9330 TCGv_i32 fp32 = tcg_temp_new_i32();
9331 TCGv_i64 fp64 = tcg_temp_new_i64();
9332
9333 gen_load_fpr64(ctx, fp64, fs);
9334 gen_helper_float_ceilw_d(fp32, cpu_env, fp64);
9335 tcg_temp_free_i64(fp64);
9336 gen_store_fpr32(ctx, fp32, fd);
9337 tcg_temp_free_i32(fp32);
9338 }
9339 break;
9340 case OPC_FLOOR_W_D:
9341 check_cp1_registers(ctx, fs);
9342 {
9343 TCGv_i32 fp32 = tcg_temp_new_i32();
9344 TCGv_i64 fp64 = tcg_temp_new_i64();
9345
9346 gen_load_fpr64(ctx, fp64, fs);
9347 gen_helper_float_floorw_d(fp32, cpu_env, fp64);
9348 tcg_temp_free_i64(fp64);
9349 gen_store_fpr32(ctx, fp32, fd);
9350 tcg_temp_free_i32(fp32);
9351 }
9352 break;
9353 case OPC_SEL_D:
9354 check_insn(ctx, ISA_MIPS32R6);
9355 gen_sel_d(ctx, op1, fd, ft, fs);
9356 break;
9357 case OPC_SELEQZ_D:
9358 check_insn(ctx, ISA_MIPS32R6);
9359 gen_sel_d(ctx, op1, fd, ft, fs);
9360 break;
9361 case OPC_SELNEZ_D:
9362 check_insn(ctx, ISA_MIPS32R6);
9363 gen_sel_d(ctx, op1, fd, ft, fs);
9364 break;
9365 case OPC_MOVCF_D:
9366 check_insn_opc_removed(ctx, ISA_MIPS32R6);
9367 gen_movcf_d(ctx, fs, fd, (ft >> 2) & 0x7, ft & 0x1);
9368 break;
9369 case OPC_MOVZ_D:
9370 check_insn_opc_removed(ctx, ISA_MIPS32R6);
9371 {
9372 TCGLabel *l1 = gen_new_label();
9373 TCGv_i64 fp0;
9374
9375 if (ft != 0) {
9376 tcg_gen_brcondi_tl(TCG_COND_NE, cpu_gpr[ft], 0, l1);
9377 }
9378 fp0 = tcg_temp_new_i64();
9379 gen_load_fpr64(ctx, fp0, fs);
9380 gen_store_fpr64(ctx, fp0, fd);
9381 tcg_temp_free_i64(fp0);
9382 gen_set_label(l1);
9383 }
9384 break;
9385 case OPC_MOVN_D:
9386 check_insn_opc_removed(ctx, ISA_MIPS32R6);
9387 {
9388 TCGLabel *l1 = gen_new_label();
9389 TCGv_i64 fp0;
9390
9391 if (ft != 0) {
9392 tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_gpr[ft], 0, l1);
9393 fp0 = tcg_temp_new_i64();
9394 gen_load_fpr64(ctx, fp0, fs);
9395 gen_store_fpr64(ctx, fp0, fd);
9396 tcg_temp_free_i64(fp0);
9397 gen_set_label(l1);
9398 }
9399 }
9400 break;
9401 case OPC_RECIP_D:
9402 check_cp1_registers(ctx, fs | fd);
9403 {
9404 TCGv_i64 fp0 = tcg_temp_new_i64();
9405
9406 gen_load_fpr64(ctx, fp0, fs);
9407 gen_helper_float_recip_d(fp0, cpu_env, fp0);
9408 gen_store_fpr64(ctx, fp0, fd);
9409 tcg_temp_free_i64(fp0);
9410 }
9411 break;
9412 case OPC_RSQRT_D:
9413 check_cp1_registers(ctx, fs | fd);
9414 {
9415 TCGv_i64 fp0 = tcg_temp_new_i64();
9416
9417 gen_load_fpr64(ctx, fp0, fs);
9418 gen_helper_float_rsqrt_d(fp0, cpu_env, fp0);
9419 gen_store_fpr64(ctx, fp0, fd);
9420 tcg_temp_free_i64(fp0);
9421 }
9422 break;
9423 case OPC_MADDF_D:
9424 check_insn(ctx, ISA_MIPS32R6);
9425 {
9426 TCGv_i64 fp0 = tcg_temp_new_i64();
9427 TCGv_i64 fp1 = tcg_temp_new_i64();
9428 TCGv_i64 fp2 = tcg_temp_new_i64();
9429 gen_load_fpr64(ctx, fp0, fs);
9430 gen_load_fpr64(ctx, fp1, ft);
9431 gen_load_fpr64(ctx, fp2, fd);
9432 gen_helper_float_maddf_d(fp2, cpu_env, fp0, fp1, fp2);
9433 gen_store_fpr64(ctx, fp2, fd);
9434 tcg_temp_free_i64(fp2);
9435 tcg_temp_free_i64(fp1);
9436 tcg_temp_free_i64(fp0);
9437 }
9438 break;
9439 case OPC_MSUBF_D:
9440 check_insn(ctx, ISA_MIPS32R6);
9441 {
9442 TCGv_i64 fp0 = tcg_temp_new_i64();
9443 TCGv_i64 fp1 = tcg_temp_new_i64();
9444 TCGv_i64 fp2 = tcg_temp_new_i64();
9445 gen_load_fpr64(ctx, fp0, fs);
9446 gen_load_fpr64(ctx, fp1, ft);
9447 gen_load_fpr64(ctx, fp2, fd);
9448 gen_helper_float_msubf_d(fp2, cpu_env, fp0, fp1, fp2);
9449 gen_store_fpr64(ctx, fp2, fd);
9450 tcg_temp_free_i64(fp2);
9451 tcg_temp_free_i64(fp1);
9452 tcg_temp_free_i64(fp0);
9453 }
9454 break;
9455 case OPC_RINT_D:
9456 check_insn(ctx, ISA_MIPS32R6);
9457 {
9458 TCGv_i64 fp0 = tcg_temp_new_i64();
9459 gen_load_fpr64(ctx, fp0, fs);
9460 gen_helper_float_rint_d(fp0, cpu_env, fp0);
9461 gen_store_fpr64(ctx, fp0, fd);
9462 tcg_temp_free_i64(fp0);
9463 }
9464 break;
9465 case OPC_CLASS_D:
9466 check_insn(ctx, ISA_MIPS32R6);
9467 {
9468 TCGv_i64 fp0 = tcg_temp_new_i64();
9469 gen_load_fpr64(ctx, fp0, fs);
9470 gen_helper_float_class_d(fp0, fp0);
9471 gen_store_fpr64(ctx, fp0, fd);
9472 tcg_temp_free_i64(fp0);
9473 }
9474 break;
9475 case OPC_MIN_D: /* OPC_RECIP2_D */
9476 if (ctx->insn_flags & ISA_MIPS32R6) {
9477 /* OPC_MIN_D */
9478 TCGv_i64 fp0 = tcg_temp_new_i64();
9479 TCGv_i64 fp1 = tcg_temp_new_i64();
9480 gen_load_fpr64(ctx, fp0, fs);
9481 gen_load_fpr64(ctx, fp1, ft);
9482 gen_helper_float_min_d(fp1, cpu_env, fp0, fp1);
9483 gen_store_fpr64(ctx, fp1, fd);
9484 tcg_temp_free_i64(fp1);
9485 tcg_temp_free_i64(fp0);
9486 } else {
9487 /* OPC_RECIP2_D */
9488 check_cp1_64bitmode(ctx);
9489 {
9490 TCGv_i64 fp0 = tcg_temp_new_i64();
9491 TCGv_i64 fp1 = tcg_temp_new_i64();
9492
9493 gen_load_fpr64(ctx, fp0, fs);
9494 gen_load_fpr64(ctx, fp1, ft);
9495 gen_helper_float_recip2_d(fp0, cpu_env, fp0, fp1);
9496 tcg_temp_free_i64(fp1);
9497 gen_store_fpr64(ctx, fp0, fd);
9498 tcg_temp_free_i64(fp0);
9499 }
9500 }
9501 break;
9502 case OPC_MINA_D: /* OPC_RECIP1_D */
9503 if (ctx->insn_flags & ISA_MIPS32R6) {
9504 /* OPC_MINA_D */
9505 TCGv_i64 fp0 = tcg_temp_new_i64();
9506 TCGv_i64 fp1 = tcg_temp_new_i64();
9507 gen_load_fpr64(ctx, fp0, fs);
9508 gen_load_fpr64(ctx, fp1, ft);
9509 gen_helper_float_mina_d(fp1, cpu_env, fp0, fp1);
9510 gen_store_fpr64(ctx, fp1, fd);
9511 tcg_temp_free_i64(fp1);
9512 tcg_temp_free_i64(fp0);
9513 } else {
9514 /* OPC_RECIP1_D */
9515 check_cp1_64bitmode(ctx);
9516 {
9517 TCGv_i64 fp0 = tcg_temp_new_i64();
9518
9519 gen_load_fpr64(ctx, fp0, fs);
9520 gen_helper_float_recip1_d(fp0, cpu_env, fp0);
9521 gen_store_fpr64(ctx, fp0, fd);
9522 tcg_temp_free_i64(fp0);
9523 }
9524 }
9525 break;
9526 case OPC_MAX_D: /* OPC_RSQRT1_D */
9527 if (ctx->insn_flags & ISA_MIPS32R6) {
9528 /* OPC_MAX_D */
9529 TCGv_i64 fp0 = tcg_temp_new_i64();
9530 TCGv_i64 fp1 = tcg_temp_new_i64();
9531 gen_load_fpr64(ctx, fp0, fs);
9532 gen_load_fpr64(ctx, fp1, ft);
9533 gen_helper_float_max_d(fp1, cpu_env, fp0, fp1);
9534 gen_store_fpr64(ctx, fp1, fd);
9535 tcg_temp_free_i64(fp1);
9536 tcg_temp_free_i64(fp0);
9537 } else {
9538 /* OPC_RSQRT1_D */
9539 check_cp1_64bitmode(ctx);
9540 {
9541 TCGv_i64 fp0 = tcg_temp_new_i64();
9542
9543 gen_load_fpr64(ctx, fp0, fs);
9544 gen_helper_float_rsqrt1_d(fp0, cpu_env, fp0);
9545 gen_store_fpr64(ctx, fp0, fd);
9546 tcg_temp_free_i64(fp0);
9547 }
9548 }
9549 break;
9550 case OPC_MAXA_D: /* OPC_RSQRT2_D */
9551 if (ctx->insn_flags & ISA_MIPS32R6) {
9552 /* OPC_MAXA_D */
9553 TCGv_i64 fp0 = tcg_temp_new_i64();
9554 TCGv_i64 fp1 = tcg_temp_new_i64();
9555 gen_load_fpr64(ctx, fp0, fs);
9556 gen_load_fpr64(ctx, fp1, ft);
9557 gen_helper_float_maxa_d(fp1, cpu_env, fp0, fp1);
9558 gen_store_fpr64(ctx, fp1, fd);
9559 tcg_temp_free_i64(fp1);
9560 tcg_temp_free_i64(fp0);
9561 } else {
9562 /* OPC_RSQRT2_D */
9563 check_cp1_64bitmode(ctx);
9564 {
9565 TCGv_i64 fp0 = tcg_temp_new_i64();
9566 TCGv_i64 fp1 = tcg_temp_new_i64();
9567
9568 gen_load_fpr64(ctx, fp0, fs);
9569 gen_load_fpr64(ctx, fp1, ft);
9570 gen_helper_float_rsqrt2_d(fp0, cpu_env, fp0, fp1);
9571 tcg_temp_free_i64(fp1);
9572 gen_store_fpr64(ctx, fp0, fd);
9573 tcg_temp_free_i64(fp0);
9574 }
9575 }
9576 break;
9577 case OPC_CMP_F_D:
9578 case OPC_CMP_UN_D:
9579 case OPC_CMP_EQ_D:
9580 case OPC_CMP_UEQ_D:
9581 case OPC_CMP_OLT_D:
9582 case OPC_CMP_ULT_D:
9583 case OPC_CMP_OLE_D:
9584 case OPC_CMP_ULE_D:
9585 case OPC_CMP_SF_D:
9586 case OPC_CMP_NGLE_D:
9587 case OPC_CMP_SEQ_D:
9588 case OPC_CMP_NGL_D:
9589 case OPC_CMP_LT_D:
9590 case OPC_CMP_NGE_D:
9591 case OPC_CMP_LE_D:
9592 case OPC_CMP_NGT_D:
9593 check_insn_opc_removed(ctx, ISA_MIPS32R6);
9594 if (ctx->opcode & (1 << 6)) {
9595 gen_cmpabs_d(ctx, func-48, ft, fs, cc);
9596 } else {
9597 gen_cmp_d(ctx, func-48, ft, fs, cc);
9598 }
9599 break;
9600 case OPC_CVT_S_D:
9601 check_cp1_registers(ctx, fs);
9602 {
9603 TCGv_i32 fp32 = tcg_temp_new_i32();
9604 TCGv_i64 fp64 = tcg_temp_new_i64();
9605
9606 gen_load_fpr64(ctx, fp64, fs);
9607 gen_helper_float_cvts_d(fp32, cpu_env, fp64);
9608 tcg_temp_free_i64(fp64);
9609 gen_store_fpr32(ctx, fp32, fd);
9610 tcg_temp_free_i32(fp32);
9611 }
9612 break;
9613 case OPC_CVT_W_D:
9614 check_cp1_registers(ctx, fs);
9615 {
9616 TCGv_i32 fp32 = tcg_temp_new_i32();
9617 TCGv_i64 fp64 = tcg_temp_new_i64();
9618
9619 gen_load_fpr64(ctx, fp64, fs);
9620 gen_helper_float_cvtw_d(fp32, cpu_env, fp64);
9621 tcg_temp_free_i64(fp64);
9622 gen_store_fpr32(ctx, fp32, fd);
9623 tcg_temp_free_i32(fp32);
9624 }
9625 break;
9626 case OPC_CVT_L_D:
9627 check_cp1_64bitmode(ctx);
9628 {
9629 TCGv_i64 fp0 = tcg_temp_new_i64();
9630
9631 gen_load_fpr64(ctx, fp0, fs);
9632 gen_helper_float_cvtl_d(fp0, cpu_env, fp0);
9633 gen_store_fpr64(ctx, fp0, fd);
9634 tcg_temp_free_i64(fp0);
9635 }
9636 break;
9637 case OPC_CVT_S_W:
9638 {
9639 TCGv_i32 fp0 = tcg_temp_new_i32();
9640
9641 gen_load_fpr32(ctx, fp0, fs);
9642 gen_helper_float_cvts_w(fp0, cpu_env, fp0);
9643 gen_store_fpr32(ctx, fp0, fd);
9644 tcg_temp_free_i32(fp0);
9645 }
9646 break;
9647 case OPC_CVT_D_W:
9648 check_cp1_registers(ctx, fd);
9649 {
9650 TCGv_i32 fp32 = tcg_temp_new_i32();
9651 TCGv_i64 fp64 = tcg_temp_new_i64();
9652
9653 gen_load_fpr32(ctx, fp32, fs);
9654 gen_helper_float_cvtd_w(fp64, cpu_env, fp32);
9655 tcg_temp_free_i32(fp32);
9656 gen_store_fpr64(ctx, fp64, fd);
9657 tcg_temp_free_i64(fp64);
9658 }
9659 break;
9660 case OPC_CVT_S_L:
9661 check_cp1_64bitmode(ctx);
9662 {
9663 TCGv_i32 fp32 = tcg_temp_new_i32();
9664 TCGv_i64 fp64 = tcg_temp_new_i64();
9665
9666 gen_load_fpr64(ctx, fp64, fs);
9667 gen_helper_float_cvts_l(fp32, cpu_env, fp64);
9668 tcg_temp_free_i64(fp64);
9669 gen_store_fpr32(ctx, fp32, fd);
9670 tcg_temp_free_i32(fp32);
9671 }
9672 break;
9673 case OPC_CVT_D_L:
9674 check_cp1_64bitmode(ctx);
9675 {
9676 TCGv_i64 fp0 = tcg_temp_new_i64();
9677
9678 gen_load_fpr64(ctx, fp0, fs);
9679 gen_helper_float_cvtd_l(fp0, cpu_env, fp0);
9680 gen_store_fpr64(ctx, fp0, fd);
9681 tcg_temp_free_i64(fp0);
9682 }
9683 break;
9684 case OPC_CVT_PS_PW:
9685 check_ps(ctx);
9686 {
9687 TCGv_i64 fp0 = tcg_temp_new_i64();
9688
9689 gen_load_fpr64(ctx, fp0, fs);
9690 gen_helper_float_cvtps_pw(fp0, cpu_env, fp0);
9691 gen_store_fpr64(ctx, fp0, fd);
9692 tcg_temp_free_i64(fp0);
9693 }
9694 break;
9695 case OPC_ADD_PS:
9696 check_ps(ctx);
9697 {
9698 TCGv_i64 fp0 = tcg_temp_new_i64();
9699 TCGv_i64 fp1 = tcg_temp_new_i64();
9700
9701 gen_load_fpr64(ctx, fp0, fs);
9702 gen_load_fpr64(ctx, fp1, ft);
9703 gen_helper_float_add_ps(fp0, cpu_env, fp0, fp1);
9704 tcg_temp_free_i64(fp1);
9705 gen_store_fpr64(ctx, fp0, fd);
9706 tcg_temp_free_i64(fp0);
9707 }
9708 break;
9709 case OPC_SUB_PS:
9710 check_ps(ctx);
9711 {
9712 TCGv_i64 fp0 = tcg_temp_new_i64();
9713 TCGv_i64 fp1 = tcg_temp_new_i64();
9714
9715 gen_load_fpr64(ctx, fp0, fs);
9716 gen_load_fpr64(ctx, fp1, ft);
9717 gen_helper_float_sub_ps(fp0, cpu_env, fp0, fp1);
9718 tcg_temp_free_i64(fp1);
9719 gen_store_fpr64(ctx, fp0, fd);
9720 tcg_temp_free_i64(fp0);
9721 }
9722 break;
9723 case OPC_MUL_PS:
9724 check_ps(ctx);
9725 {
9726 TCGv_i64 fp0 = tcg_temp_new_i64();
9727 TCGv_i64 fp1 = tcg_temp_new_i64();
9728
9729 gen_load_fpr64(ctx, fp0, fs);
9730 gen_load_fpr64(ctx, fp1, ft);
9731 gen_helper_float_mul_ps(fp0, cpu_env, fp0, fp1);
9732 tcg_temp_free_i64(fp1);
9733 gen_store_fpr64(ctx, fp0, fd);
9734 tcg_temp_free_i64(fp0);
9735 }
9736 break;
9737 case OPC_ABS_PS:
9738 check_ps(ctx);
9739 {
9740 TCGv_i64 fp0 = tcg_temp_new_i64();
9741
9742 gen_load_fpr64(ctx, fp0, fs);
9743 gen_helper_float_abs_ps(fp0, fp0);
9744 gen_store_fpr64(ctx, fp0, fd);
9745 tcg_temp_free_i64(fp0);
9746 }
9747 break;
9748 case OPC_MOV_PS:
9749 check_ps(ctx);
9750 {
9751 TCGv_i64 fp0 = tcg_temp_new_i64();
9752
9753 gen_load_fpr64(ctx, fp0, fs);
9754 gen_store_fpr64(ctx, fp0, fd);
9755 tcg_temp_free_i64(fp0);
9756 }
9757 break;
9758 case OPC_NEG_PS:
9759 check_ps(ctx);
9760 {
9761 TCGv_i64 fp0 = tcg_temp_new_i64();
9762
9763 gen_load_fpr64(ctx, fp0, fs);
9764 gen_helper_float_chs_ps(fp0, fp0);
9765 gen_store_fpr64(ctx, fp0, fd);
9766 tcg_temp_free_i64(fp0);
9767 }
9768 break;
9769 case OPC_MOVCF_PS:
9770 check_ps(ctx);
9771 gen_movcf_ps(ctx, fs, fd, (ft >> 2) & 0x7, ft & 0x1);
9772 break;
9773 case OPC_MOVZ_PS:
9774 check_ps(ctx);
9775 {
9776 TCGLabel *l1 = gen_new_label();
9777 TCGv_i64 fp0;
9778
9779 if (ft != 0)
9780 tcg_gen_brcondi_tl(TCG_COND_NE, cpu_gpr[ft], 0, l1);
9781 fp0 = tcg_temp_new_i64();
9782 gen_load_fpr64(ctx, fp0, fs);
9783 gen_store_fpr64(ctx, fp0, fd);
9784 tcg_temp_free_i64(fp0);
9785 gen_set_label(l1);
9786 }
9787 break;
9788 case OPC_MOVN_PS:
9789 check_ps(ctx);
9790 {
9791 TCGLabel *l1 = gen_new_label();
9792 TCGv_i64 fp0;
9793
9794 if (ft != 0) {
9795 tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_gpr[ft], 0, l1);
9796 fp0 = tcg_temp_new_i64();
9797 gen_load_fpr64(ctx, fp0, fs);
9798 gen_store_fpr64(ctx, fp0, fd);
9799 tcg_temp_free_i64(fp0);
9800 gen_set_label(l1);
9801 }
9802 }
9803 break;
9804 case OPC_ADDR_PS:
9805 check_ps(ctx);
9806 {
9807 TCGv_i64 fp0 = tcg_temp_new_i64();
9808 TCGv_i64 fp1 = tcg_temp_new_i64();
9809
9810 gen_load_fpr64(ctx, fp0, ft);
9811 gen_load_fpr64(ctx, fp1, fs);
9812 gen_helper_float_addr_ps(fp0, cpu_env, fp0, fp1);
9813 tcg_temp_free_i64(fp1);
9814 gen_store_fpr64(ctx, fp0, fd);
9815 tcg_temp_free_i64(fp0);
9816 }
9817 break;
9818 case OPC_MULR_PS:
9819 check_ps(ctx);
9820 {
9821 TCGv_i64 fp0 = tcg_temp_new_i64();
9822 TCGv_i64 fp1 = tcg_temp_new_i64();
9823
9824 gen_load_fpr64(ctx, fp0, ft);
9825 gen_load_fpr64(ctx, fp1, fs);
9826 gen_helper_float_mulr_ps(fp0, cpu_env, fp0, fp1);
9827 tcg_temp_free_i64(fp1);
9828 gen_store_fpr64(ctx, fp0, fd);
9829 tcg_temp_free_i64(fp0);
9830 }
9831 break;
9832 case OPC_RECIP2_PS:
9833 check_ps(ctx);
9834 {
9835 TCGv_i64 fp0 = tcg_temp_new_i64();
9836 TCGv_i64 fp1 = tcg_temp_new_i64();
9837
9838 gen_load_fpr64(ctx, fp0, fs);
9839 gen_load_fpr64(ctx, fp1, ft);
9840 gen_helper_float_recip2_ps(fp0, cpu_env, fp0, fp1);
9841 tcg_temp_free_i64(fp1);
9842 gen_store_fpr64(ctx, fp0, fd);
9843 tcg_temp_free_i64(fp0);
9844 }
9845 break;
9846 case OPC_RECIP1_PS:
9847 check_ps(ctx);
9848 {
9849 TCGv_i64 fp0 = tcg_temp_new_i64();
9850
9851 gen_load_fpr64(ctx, fp0, fs);
9852 gen_helper_float_recip1_ps(fp0, cpu_env, fp0);
9853 gen_store_fpr64(ctx, fp0, fd);
9854 tcg_temp_free_i64(fp0);
9855 }
9856 break;
9857 case OPC_RSQRT1_PS:
9858 check_ps(ctx);
9859 {
9860 TCGv_i64 fp0 = tcg_temp_new_i64();
9861
9862 gen_load_fpr64(ctx, fp0, fs);
9863 gen_helper_float_rsqrt1_ps(fp0, cpu_env, fp0);
9864 gen_store_fpr64(ctx, fp0, fd);
9865 tcg_temp_free_i64(fp0);
9866 }
9867 break;
9868 case OPC_RSQRT2_PS:
9869 check_ps(ctx);
9870 {
9871 TCGv_i64 fp0 = tcg_temp_new_i64();
9872 TCGv_i64 fp1 = tcg_temp_new_i64();
9873
9874 gen_load_fpr64(ctx, fp0, fs);
9875 gen_load_fpr64(ctx, fp1, ft);
9876 gen_helper_float_rsqrt2_ps(fp0, cpu_env, fp0, fp1);
9877 tcg_temp_free_i64(fp1);
9878 gen_store_fpr64(ctx, fp0, fd);
9879 tcg_temp_free_i64(fp0);
9880 }
9881 break;
9882 case OPC_CVT_S_PU:
9883 check_cp1_64bitmode(ctx);
9884 {
9885 TCGv_i32 fp0 = tcg_temp_new_i32();
9886
9887 gen_load_fpr32h(ctx, fp0, fs);
9888 gen_helper_float_cvts_pu(fp0, cpu_env, fp0);
9889 gen_store_fpr32(ctx, fp0, fd);
9890 tcg_temp_free_i32(fp0);
9891 }
9892 break;
9893 case OPC_CVT_PW_PS:
9894 check_ps(ctx);
9895 {
9896 TCGv_i64 fp0 = tcg_temp_new_i64();
9897
9898 gen_load_fpr64(ctx, fp0, fs);
9899 gen_helper_float_cvtpw_ps(fp0, cpu_env, fp0);
9900 gen_store_fpr64(ctx, fp0, fd);
9901 tcg_temp_free_i64(fp0);
9902 }
9903 break;
9904 case OPC_CVT_S_PL:
9905 check_cp1_64bitmode(ctx);
9906 {
9907 TCGv_i32 fp0 = tcg_temp_new_i32();
9908
9909 gen_load_fpr32(ctx, fp0, fs);
9910 gen_helper_float_cvts_pl(fp0, cpu_env, fp0);
9911 gen_store_fpr32(ctx, fp0, fd);
9912 tcg_temp_free_i32(fp0);
9913 }
9914 break;
9915 case OPC_PLL_PS:
9916 check_ps(ctx);
9917 {
9918 TCGv_i32 fp0 = tcg_temp_new_i32();
9919 TCGv_i32 fp1 = tcg_temp_new_i32();
9920
9921 gen_load_fpr32(ctx, fp0, fs);
9922 gen_load_fpr32(ctx, fp1, ft);
9923 gen_store_fpr32h(ctx, fp0, fd);
9924 gen_store_fpr32(ctx, fp1, fd);
9925 tcg_temp_free_i32(fp0);
9926 tcg_temp_free_i32(fp1);
9927 }
9928 break;
9929 case OPC_PLU_PS:
9930 check_ps(ctx);
9931 {
9932 TCGv_i32 fp0 = tcg_temp_new_i32();
9933 TCGv_i32 fp1 = tcg_temp_new_i32();
9934
9935 gen_load_fpr32(ctx, fp0, fs);
9936 gen_load_fpr32h(ctx, fp1, ft);
9937 gen_store_fpr32(ctx, fp1, fd);
9938 gen_store_fpr32h(ctx, fp0, fd);
9939 tcg_temp_free_i32(fp0);
9940 tcg_temp_free_i32(fp1);
9941 }
9942 break;
9943 case OPC_PUL_PS:
9944 check_ps(ctx);
9945 {
9946 TCGv_i32 fp0 = tcg_temp_new_i32();
9947 TCGv_i32 fp1 = tcg_temp_new_i32();
9948
9949 gen_load_fpr32h(ctx, fp0, fs);
9950 gen_load_fpr32(ctx, fp1, ft);
9951 gen_store_fpr32(ctx, fp1, fd);
9952 gen_store_fpr32h(ctx, fp0, fd);
9953 tcg_temp_free_i32(fp0);
9954 tcg_temp_free_i32(fp1);
9955 }
9956 break;
9957 case OPC_PUU_PS:
9958 check_ps(ctx);
9959 {
9960 TCGv_i32 fp0 = tcg_temp_new_i32();
9961 TCGv_i32 fp1 = tcg_temp_new_i32();
9962
9963 gen_load_fpr32h(ctx, fp0, fs);
9964 gen_load_fpr32h(ctx, fp1, ft);
9965 gen_store_fpr32(ctx, fp1, fd);
9966 gen_store_fpr32h(ctx, fp0, fd);
9967 tcg_temp_free_i32(fp0);
9968 tcg_temp_free_i32(fp1);
9969 }
9970 break;
9971 case OPC_CMP_F_PS:
9972 case OPC_CMP_UN_PS:
9973 case OPC_CMP_EQ_PS:
9974 case OPC_CMP_UEQ_PS:
9975 case OPC_CMP_OLT_PS:
9976 case OPC_CMP_ULT_PS:
9977 case OPC_CMP_OLE_PS:
9978 case OPC_CMP_ULE_PS:
9979 case OPC_CMP_SF_PS:
9980 case OPC_CMP_NGLE_PS:
9981 case OPC_CMP_SEQ_PS:
9982 case OPC_CMP_NGL_PS:
9983 case OPC_CMP_LT_PS:
9984 case OPC_CMP_NGE_PS:
9985 case OPC_CMP_LE_PS:
9986 case OPC_CMP_NGT_PS:
9987 if (ctx->opcode & (1 << 6)) {
9988 gen_cmpabs_ps(ctx, func-48, ft, fs, cc);
9989 } else {
9990 gen_cmp_ps(ctx, func-48, ft, fs, cc);
9991 }
9992 break;
9993 default:
9994 MIPS_INVAL("farith");
9995 generate_exception_end(ctx, EXCP_RI);
9996 return;
9997 }
9998 }
9999
10000 /* Coprocessor 3 (FPU) */
10001 static void gen_flt3_ldst (DisasContext *ctx, uint32_t opc,
10002 int fd, int fs, int base, int index)
10003 {
10004 TCGv t0 = tcg_temp_new();
10005
10006 if (base == 0) {
10007 gen_load_gpr(t0, index);
10008 } else if (index == 0) {
10009 gen_load_gpr(t0, base);
10010 } else {
10011 gen_op_addr_add(ctx, t0, cpu_gpr[base], cpu_gpr[index]);
10012 }
10013 /* Don't do NOP if destination is zero: we must perform the actual
10014 memory access. */
10015 switch (opc) {
10016 case OPC_LWXC1:
10017 check_cop1x(ctx);
10018 {
10019 TCGv_i32 fp0 = tcg_temp_new_i32();
10020
10021 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TESL);
10022 tcg_gen_trunc_tl_i32(fp0, t0);
10023 gen_store_fpr32(ctx, fp0, fd);
10024 tcg_temp_free_i32(fp0);
10025 }
10026 break;
10027 case OPC_LDXC1:
10028 check_cop1x(ctx);
10029 check_cp1_registers(ctx, fd);
10030 {
10031 TCGv_i64 fp0 = tcg_temp_new_i64();
10032 tcg_gen_qemu_ld_i64(fp0, t0, ctx->mem_idx, MO_TEQ);
10033 gen_store_fpr64(ctx, fp0, fd);
10034 tcg_temp_free_i64(fp0);
10035 }
10036 break;
10037 case OPC_LUXC1:
10038 check_cp1_64bitmode(ctx);
10039 tcg_gen_andi_tl(t0, t0, ~0x7);
10040 {
10041 TCGv_i64 fp0 = tcg_temp_new_i64();
10042
10043 tcg_gen_qemu_ld_i64(fp0, t0, ctx->mem_idx, MO_TEQ);
10044 gen_store_fpr64(ctx, fp0, fd);
10045 tcg_temp_free_i64(fp0);
10046 }
10047 break;
10048 case OPC_SWXC1:
10049 check_cop1x(ctx);
10050 {
10051 TCGv_i32 fp0 = tcg_temp_new_i32();
10052 gen_load_fpr32(ctx, fp0, fs);
10053 tcg_gen_qemu_st_i32(fp0, t0, ctx->mem_idx, MO_TEUL);
10054 tcg_temp_free_i32(fp0);
10055 }
10056 break;
10057 case OPC_SDXC1:
10058 check_cop1x(ctx);
10059 check_cp1_registers(ctx, fs);
10060 {
10061 TCGv_i64 fp0 = tcg_temp_new_i64();
10062 gen_load_fpr64(ctx, fp0, fs);
10063 tcg_gen_qemu_st_i64(fp0, t0, ctx->mem_idx, MO_TEQ);
10064 tcg_temp_free_i64(fp0);
10065 }
10066 break;
10067 case OPC_SUXC1:
10068 check_cp1_64bitmode(ctx);
10069 tcg_gen_andi_tl(t0, t0, ~0x7);
10070 {
10071 TCGv_i64 fp0 = tcg_temp_new_i64();
10072 gen_load_fpr64(ctx, fp0, fs);
10073 tcg_gen_qemu_st_i64(fp0, t0, ctx->mem_idx, MO_TEQ);
10074 tcg_temp_free_i64(fp0);
10075 }
10076 break;
10077 }
10078 tcg_temp_free(t0);
10079 }
10080
10081 static void gen_flt3_arith (DisasContext *ctx, uint32_t opc,
10082 int fd, int fr, int fs, int ft)
10083 {
10084 switch (opc) {
10085 case OPC_ALNV_PS:
10086 check_ps(ctx);
10087 {
10088 TCGv t0 = tcg_temp_local_new();
10089 TCGv_i32 fp = tcg_temp_new_i32();
10090 TCGv_i32 fph = tcg_temp_new_i32();
10091 TCGLabel *l1 = gen_new_label();
10092 TCGLabel *l2 = gen_new_label();
10093
10094 gen_load_gpr(t0, fr);
10095 tcg_gen_andi_tl(t0, t0, 0x7);
10096
10097 tcg_gen_brcondi_tl(TCG_COND_NE, t0, 0, l1);
10098 gen_load_fpr32(ctx, fp, fs);
10099 gen_load_fpr32h(ctx, fph, fs);
10100 gen_store_fpr32(ctx, fp, fd);
10101 gen_store_fpr32h(ctx, fph, fd);
10102 tcg_gen_br(l2);
10103 gen_set_label(l1);
10104 tcg_gen_brcondi_tl(TCG_COND_NE, t0, 4, l2);
10105 tcg_temp_free(t0);
10106 #ifdef TARGET_WORDS_BIGENDIAN
10107 gen_load_fpr32(ctx, fp, fs);
10108 gen_load_fpr32h(ctx, fph, ft);
10109 gen_store_fpr32h(ctx, fp, fd);
10110 gen_store_fpr32(ctx, fph, fd);
10111 #else
10112 gen_load_fpr32h(ctx, fph, fs);
10113 gen_load_fpr32(ctx, fp, ft);
10114 gen_store_fpr32(ctx, fph, fd);
10115 gen_store_fpr32h(ctx, fp, fd);
10116 #endif
10117 gen_set_label(l2);
10118 tcg_temp_free_i32(fp);
10119 tcg_temp_free_i32(fph);
10120 }
10121 break;
10122 case OPC_MADD_S:
10123 check_cop1x(ctx);
10124 {
10125 TCGv_i32 fp0 = tcg_temp_new_i32();
10126 TCGv_i32 fp1 = tcg_temp_new_i32();
10127 TCGv_i32 fp2 = tcg_temp_new_i32();
10128
10129 gen_load_fpr32(ctx, fp0, fs);
10130 gen_load_fpr32(ctx, fp1, ft);
10131 gen_load_fpr32(ctx, fp2, fr);
10132 gen_helper_float_madd_s(fp2, cpu_env, fp0, fp1, fp2);
10133 tcg_temp_free_i32(fp0);
10134 tcg_temp_free_i32(fp1);
10135 gen_store_fpr32(ctx, fp2, fd);
10136 tcg_temp_free_i32(fp2);
10137 }
10138 break;
10139 case OPC_MADD_D:
10140 check_cop1x(ctx);
10141 check_cp1_registers(ctx, fd | fs | ft | fr);
10142 {
10143 TCGv_i64 fp0 = tcg_temp_new_i64();
10144 TCGv_i64 fp1 = tcg_temp_new_i64();
10145 TCGv_i64 fp2 = tcg_temp_new_i64();
10146
10147 gen_load_fpr64(ctx, fp0, fs);
10148 gen_load_fpr64(ctx, fp1, ft);
10149 gen_load_fpr64(ctx, fp2, fr);
10150 gen_helper_float_madd_d(fp2, cpu_env, fp0, fp1, fp2);
10151 tcg_temp_free_i64(fp0);
10152 tcg_temp_free_i64(fp1);
10153 gen_store_fpr64(ctx, fp2, fd);
10154 tcg_temp_free_i64(fp2);
10155 }
10156 break;
10157 case OPC_MADD_PS:
10158 check_ps(ctx);
10159 {
10160 TCGv_i64 fp0 = tcg_temp_new_i64();
10161 TCGv_i64 fp1 = tcg_temp_new_i64();
10162 TCGv_i64 fp2 = tcg_temp_new_i64();
10163
10164 gen_load_fpr64(ctx, fp0, fs);
10165 gen_load_fpr64(ctx, fp1, ft);
10166 gen_load_fpr64(ctx, fp2, fr);
10167 gen_helper_float_madd_ps(fp2, cpu_env, fp0, fp1, fp2);
10168 tcg_temp_free_i64(fp0);
10169 tcg_temp_free_i64(fp1);
10170 gen_store_fpr64(ctx, fp2, fd);
10171 tcg_temp_free_i64(fp2);
10172 }
10173 break;
10174 case OPC_MSUB_S:
10175 check_cop1x(ctx);
10176 {
10177 TCGv_i32 fp0 = tcg_temp_new_i32();
10178 TCGv_i32 fp1 = tcg_temp_new_i32();
10179 TCGv_i32 fp2 = tcg_temp_new_i32();
10180
10181 gen_load_fpr32(ctx, fp0, fs);
10182 gen_load_fpr32(ctx, fp1, ft);
10183 gen_load_fpr32(ctx, fp2, fr);
10184 gen_helper_float_msub_s(fp2, cpu_env, fp0, fp1, fp2);
10185 tcg_temp_free_i32(fp0);
10186 tcg_temp_free_i32(fp1);
10187 gen_store_fpr32(ctx, fp2, fd);
10188 tcg_temp_free_i32(fp2);
10189 }
10190 break;
10191 case OPC_MSUB_D:
10192 check_cop1x(ctx);
10193 check_cp1_registers(ctx, fd | fs | ft | fr);
10194 {
10195 TCGv_i64 fp0 = tcg_temp_new_i64();
10196 TCGv_i64 fp1 = tcg_temp_new_i64();
10197 TCGv_i64 fp2 = tcg_temp_new_i64();
10198
10199 gen_load_fpr64(ctx, fp0, fs);
10200 gen_load_fpr64(ctx, fp1, ft);
10201 gen_load_fpr64(ctx, fp2, fr);
10202 gen_helper_float_msub_d(fp2, cpu_env, fp0, fp1, fp2);
10203 tcg_temp_free_i64(fp0);
10204 tcg_temp_free_i64(fp1);
10205 gen_store_fpr64(ctx, fp2, fd);
10206 tcg_temp_free_i64(fp2);
10207 }
10208 break;
10209 case OPC_MSUB_PS:
10210 check_ps(ctx);
10211 {
10212 TCGv_i64 fp0 = tcg_temp_new_i64();
10213 TCGv_i64 fp1 = tcg_temp_new_i64();
10214 TCGv_i64 fp2 = tcg_temp_new_i64();
10215
10216 gen_load_fpr64(ctx, fp0, fs);
10217 gen_load_fpr64(ctx, fp1, ft);
10218 gen_load_fpr64(ctx, fp2, fr);
10219 gen_helper_float_msub_ps(fp2, cpu_env, fp0, fp1, fp2);
10220 tcg_temp_free_i64(fp0);
10221 tcg_temp_free_i64(fp1);
10222 gen_store_fpr64(ctx, fp2, fd);
10223 tcg_temp_free_i64(fp2);
10224 }
10225 break;
10226 case OPC_NMADD_S:
10227 check_cop1x(ctx);
10228 {
10229 TCGv_i32 fp0 = tcg_temp_new_i32();
10230 TCGv_i32 fp1 = tcg_temp_new_i32();
10231 TCGv_i32 fp2 = tcg_temp_new_i32();
10232
10233 gen_load_fpr32(ctx, fp0, fs);
10234 gen_load_fpr32(ctx, fp1, ft);
10235 gen_load_fpr32(ctx, fp2, fr);
10236 gen_helper_float_nmadd_s(fp2, cpu_env, fp0, fp1, fp2);
10237 tcg_temp_free_i32(fp0);
10238 tcg_temp_free_i32(fp1);
10239 gen_store_fpr32(ctx, fp2, fd);
10240 tcg_temp_free_i32(fp2);
10241 }
10242 break;
10243 case OPC_NMADD_D:
10244 check_cop1x(ctx);
10245 check_cp1_registers(ctx, fd | fs | ft | fr);
10246 {
10247 TCGv_i64 fp0 = tcg_temp_new_i64();
10248 TCGv_i64 fp1 = tcg_temp_new_i64();
10249 TCGv_i64 fp2 = tcg_temp_new_i64();
10250
10251 gen_load_fpr64(ctx, fp0, fs);
10252 gen_load_fpr64(ctx, fp1, ft);
10253 gen_load_fpr64(ctx, fp2, fr);
10254 gen_helper_float_nmadd_d(fp2, cpu_env, fp0, fp1, fp2);
10255 tcg_temp_free_i64(fp0);
10256 tcg_temp_free_i64(fp1);
10257 gen_store_fpr64(ctx, fp2, fd);
10258 tcg_temp_free_i64(fp2);
10259 }
10260 break;
10261 case OPC_NMADD_PS:
10262 check_ps(ctx);
10263 {
10264 TCGv_i64 fp0 = tcg_temp_new_i64();
10265 TCGv_i64 fp1 = tcg_temp_new_i64();
10266 TCGv_i64 fp2 = tcg_temp_new_i64();
10267
10268 gen_load_fpr64(ctx, fp0, fs);
10269 gen_load_fpr64(ctx, fp1, ft);
10270 gen_load_fpr64(ctx, fp2, fr);
10271 gen_helper_float_nmadd_ps(fp2, cpu_env, fp0, fp1, fp2);
10272 tcg_temp_free_i64(fp0);
10273 tcg_temp_free_i64(fp1);
10274 gen_store_fpr64(ctx, fp2, fd);
10275 tcg_temp_free_i64(fp2);
10276 }
10277 break;
10278 case OPC_NMSUB_S:
10279 check_cop1x(ctx);
10280 {
10281 TCGv_i32 fp0 = tcg_temp_new_i32();
10282 TCGv_i32 fp1 = tcg_temp_new_i32();
10283 TCGv_i32 fp2 = tcg_temp_new_i32();
10284
10285 gen_load_fpr32(ctx, fp0, fs);
10286 gen_load_fpr32(ctx, fp1, ft);
10287 gen_load_fpr32(ctx, fp2, fr);
10288 gen_helper_float_nmsub_s(fp2, cpu_env, fp0, fp1, fp2);
10289 tcg_temp_free_i32(fp0);
10290 tcg_temp_free_i32(fp1);
10291 gen_store_fpr32(ctx, fp2, fd);
10292 tcg_temp_free_i32(fp2);
10293 }
10294 break;
10295 case OPC_NMSUB_D:
10296 check_cop1x(ctx);
10297 check_cp1_registers(ctx, fd | fs | ft | fr);
10298 {
10299 TCGv_i64 fp0 = tcg_temp_new_i64();
10300 TCGv_i64 fp1 = tcg_temp_new_i64();
10301 TCGv_i64 fp2 = tcg_temp_new_i64();
10302
10303 gen_load_fpr64(ctx, fp0, fs);
10304 gen_load_fpr64(ctx, fp1, ft);
10305 gen_load_fpr64(ctx, fp2, fr);
10306 gen_helper_float_nmsub_d(fp2, cpu_env, fp0, fp1, fp2);
10307 tcg_temp_free_i64(fp0);
10308 tcg_temp_free_i64(fp1);
10309 gen_store_fpr64(ctx, fp2, fd);
10310 tcg_temp_free_i64(fp2);
10311 }
10312 break;
10313 case OPC_NMSUB_PS:
10314 check_ps(ctx);
10315 {
10316 TCGv_i64 fp0 = tcg_temp_new_i64();
10317 TCGv_i64 fp1 = tcg_temp_new_i64();
10318 TCGv_i64 fp2 = tcg_temp_new_i64();
10319
10320 gen_load_fpr64(ctx, fp0, fs);
10321 gen_load_fpr64(ctx, fp1, ft);
10322 gen_load_fpr64(ctx, fp2, fr);
10323 gen_helper_float_nmsub_ps(fp2, cpu_env, fp0, fp1, fp2);
10324 tcg_temp_free_i64(fp0);
10325 tcg_temp_free_i64(fp1);
10326 gen_store_fpr64(ctx, fp2, fd);
10327 tcg_temp_free_i64(fp2);
10328 }
10329 break;
10330 default:
10331 MIPS_INVAL("flt3_arith");
10332 generate_exception_end(ctx, EXCP_RI);
10333 return;
10334 }
10335 }
10336
10337 static void gen_rdhwr(DisasContext *ctx, int rt, int rd, int sel)
10338 {
10339 TCGv t0;
10340
10341 #if !defined(CONFIG_USER_ONLY)
10342 /* The Linux kernel will emulate rdhwr if it's not supported natively.
10343 Therefore only check the ISA in system mode. */
10344 check_insn(ctx, ISA_MIPS32R2);
10345 #endif
10346 t0 = tcg_temp_new();
10347
10348 switch (rd) {
10349 case 0:
10350 gen_helper_rdhwr_cpunum(t0, cpu_env);
10351 gen_store_gpr(t0, rt);
10352 break;
10353 case 1:
10354 gen_helper_rdhwr_synci_step(t0, cpu_env);
10355 gen_store_gpr(t0, rt);
10356 break;
10357 case 2:
10358 gen_helper_rdhwr_cc(t0, cpu_env);
10359 gen_store_gpr(t0, rt);
10360 break;
10361 case 3:
10362 gen_helper_rdhwr_ccres(t0, cpu_env);
10363 gen_store_gpr(t0, rt);
10364 break;
10365 case 4:
10366 check_insn(ctx, ISA_MIPS32R6);
10367 if (sel != 0) {
10368 /* Performance counter registers are not implemented other than
10369 * control register 0.
10370 */
10371 generate_exception(ctx, EXCP_RI);
10372 }
10373 gen_helper_rdhwr_performance(t0, cpu_env);
10374 gen_store_gpr(t0, rt);
10375 break;
10376 case 5:
10377 check_insn(ctx, ISA_MIPS32R6);
10378 gen_helper_rdhwr_xnp(t0, cpu_env);
10379 gen_store_gpr(t0, rt);
10380 break;
10381 case 29:
10382 #if defined(CONFIG_USER_ONLY)
10383 tcg_gen_ld_tl(t0, cpu_env,
10384 offsetof(CPUMIPSState, active_tc.CP0_UserLocal));
10385 gen_store_gpr(t0, rt);
10386 break;
10387 #else
10388 if ((ctx->hflags & MIPS_HFLAG_CP0) ||
10389 (ctx->hflags & MIPS_HFLAG_HWRENA_ULR)) {
10390 tcg_gen_ld_tl(t0, cpu_env,
10391 offsetof(CPUMIPSState, active_tc.CP0_UserLocal));
10392 gen_store_gpr(t0, rt);
10393 } else {
10394 generate_exception_end(ctx, EXCP_RI);
10395 }
10396 break;
10397 #endif
10398 default: /* Invalid */
10399 MIPS_INVAL("rdhwr");
10400 generate_exception_end(ctx, EXCP_RI);
10401 break;
10402 }
10403 tcg_temp_free(t0);
10404 }
10405
10406 static inline void clear_branch_hflags(DisasContext *ctx)
10407 {
10408 ctx->hflags &= ~MIPS_HFLAG_BMASK;
10409 if (ctx->bstate == BS_NONE) {
10410 save_cpu_state(ctx, 0);
10411 } else {
10412 /* it is not safe to save ctx->hflags as hflags may be changed
10413 in execution time by the instruction in delay / forbidden slot. */
10414 tcg_gen_andi_i32(hflags, hflags, ~MIPS_HFLAG_BMASK);
10415 }
10416 }
10417
10418 static void gen_branch(DisasContext *ctx, int insn_bytes)
10419 {
10420 if (ctx->hflags & MIPS_HFLAG_BMASK) {
10421 int proc_hflags = ctx->hflags & MIPS_HFLAG_BMASK;
10422 /* Branches completion */
10423 clear_branch_hflags(ctx);
10424 ctx->bstate = BS_BRANCH;
10425 /* FIXME: Need to clear can_do_io. */
10426 switch (proc_hflags & MIPS_HFLAG_BMASK_BASE) {
10427 case MIPS_HFLAG_FBNSLOT:
10428 gen_goto_tb(ctx, 0, ctx->pc + insn_bytes);
10429 break;
10430 case MIPS_HFLAG_B:
10431 /* unconditional branch */
10432 if (proc_hflags & MIPS_HFLAG_BX) {
10433 tcg_gen_xori_i32(hflags, hflags, MIPS_HFLAG_M16);
10434 }
10435 gen_goto_tb(ctx, 0, ctx->btarget);
10436 break;
10437 case MIPS_HFLAG_BL:
10438 /* blikely taken case */
10439 gen_goto_tb(ctx, 0, ctx->btarget);
10440 break;
10441 case MIPS_HFLAG_BC:
10442 /* Conditional branch */
10443 {
10444 TCGLabel *l1 = gen_new_label();
10445
10446 tcg_gen_brcondi_tl(TCG_COND_NE, bcond, 0, l1);
10447 gen_goto_tb(ctx, 1, ctx->pc + insn_bytes);
10448 gen_set_label(l1);
10449 gen_goto_tb(ctx, 0, ctx->btarget);
10450 }
10451 break;
10452 case MIPS_HFLAG_BR:
10453 /* unconditional branch to register */
10454 if (ctx->insn_flags & (ASE_MIPS16 | ASE_MICROMIPS)) {
10455 TCGv t0 = tcg_temp_new();
10456 TCGv_i32 t1 = tcg_temp_new_i32();
10457
10458 tcg_gen_andi_tl(t0, btarget, 0x1);
10459 tcg_gen_trunc_tl_i32(t1, t0);
10460 tcg_temp_free(t0);
10461 tcg_gen_andi_i32(hflags, hflags, ~(uint32_t)MIPS_HFLAG_M16);
10462 tcg_gen_shli_i32(t1, t1, MIPS_HFLAG_M16_SHIFT);
10463 tcg_gen_or_i32(hflags, hflags, t1);
10464 tcg_temp_free_i32(t1);
10465
10466 tcg_gen_andi_tl(cpu_PC, btarget, ~(target_ulong)0x1);
10467 } else {
10468 tcg_gen_mov_tl(cpu_PC, btarget);
10469 }
10470 if (ctx->singlestep_enabled) {
10471 save_cpu_state(ctx, 0);
10472 gen_helper_raise_exception_debug(cpu_env);
10473 }
10474 tcg_gen_exit_tb(0);
10475 break;
10476 default:
10477 fprintf(stderr, "unknown branch 0x%x\n", proc_hflags);
10478 abort();
10479 }
10480 }
10481 }
10482
10483 /* Compact Branches */
10484 static void gen_compute_compact_branch(DisasContext *ctx, uint32_t opc,
10485 int rs, int rt, int32_t offset)
10486 {
10487 int bcond_compute = 0;
10488 TCGv t0 = tcg_temp_new();
10489 TCGv t1 = tcg_temp_new();
10490 int m16_lowbit = (ctx->hflags & MIPS_HFLAG_M16) != 0;
10491
10492 if (ctx->hflags & MIPS_HFLAG_BMASK) {
10493 #ifdef MIPS_DEBUG_DISAS
10494 LOG_DISAS("Branch in delay / forbidden slot at PC 0x" TARGET_FMT_lx
10495 "\n", ctx->pc);
10496 #endif
10497 generate_exception_end(ctx, EXCP_RI);
10498 goto out;
10499 }
10500
10501 /* Load needed operands and calculate btarget */
10502 switch (opc) {
10503 /* compact branch */
10504 case OPC_BOVC: /* OPC_BEQZALC, OPC_BEQC */
10505 case OPC_BNVC: /* OPC_BNEZALC, OPC_BNEC */
10506 gen_load_gpr(t0, rs);
10507 gen_load_gpr(t1, rt);
10508 bcond_compute = 1;
10509 ctx->btarget = addr_add(ctx, ctx->pc + 4, offset);
10510 if (rs <= rt && rs == 0) {
10511 /* OPC_BEQZALC, OPC_BNEZALC */
10512 tcg_gen_movi_tl(cpu_gpr[31], ctx->pc + 4 + m16_lowbit);
10513 }
10514 break;
10515 case OPC_BLEZC: /* OPC_BGEZC, OPC_BGEC */
10516 case OPC_BGTZC: /* OPC_BLTZC, OPC_BLTC */
10517 gen_load_gpr(t0, rs);
10518 gen_load_gpr(t1, rt);
10519 bcond_compute = 1;
10520 ctx->btarget = addr_add(ctx, ctx->pc + 4, offset);
10521 break;
10522 case OPC_BLEZALC: /* OPC_BGEZALC, OPC_BGEUC */
10523 case OPC_BGTZALC: /* OPC_BLTZALC, OPC_BLTUC */
10524 if (rs == 0 || rs == rt) {
10525 /* OPC_BLEZALC, OPC_BGEZALC */
10526 /* OPC_BGTZALC, OPC_BLTZALC */
10527 tcg_gen_movi_tl(cpu_gpr[31], ctx->pc + 4 + m16_lowbit);
10528 }
10529 gen_load_gpr(t0, rs);
10530 gen_load_gpr(t1, rt);
10531 bcond_compute = 1;
10532 ctx->btarget = addr_add(ctx, ctx->pc + 4, offset);
10533 break;
10534 case OPC_BC:
10535 case OPC_BALC:
10536 ctx->btarget = addr_add(ctx, ctx->pc + 4, offset);
10537 break;
10538 case OPC_BEQZC:
10539 case OPC_BNEZC:
10540 if (rs != 0) {
10541 /* OPC_BEQZC, OPC_BNEZC */
10542 gen_load_gpr(t0, rs);
10543 bcond_compute = 1;
10544 ctx->btarget = addr_add(ctx, ctx->pc + 4, offset);
10545 } else {
10546 /* OPC_JIC, OPC_JIALC */
10547 TCGv tbase = tcg_temp_new();
10548 TCGv toffset = tcg_temp_new();
10549
10550 gen_load_gpr(tbase, rt);
10551 tcg_gen_movi_tl(toffset, offset);
10552 gen_op_addr_add(ctx, btarget, tbase, toffset);
10553 tcg_temp_free(tbase);
10554 tcg_temp_free(toffset);
10555 }
10556 break;
10557 default:
10558 MIPS_INVAL("Compact branch/jump");
10559 generate_exception_end(ctx, EXCP_RI);
10560 goto out;
10561 }
10562
10563 if (bcond_compute == 0) {
10564 /* Uncoditional compact branch */
10565 switch (opc) {
10566 case OPC_JIALC:
10567 tcg_gen_movi_tl(cpu_gpr[31], ctx->pc + 4 + m16_lowbit);
10568 /* Fallthrough */
10569 case OPC_JIC:
10570 ctx->hflags |= MIPS_HFLAG_BR;
10571 break;
10572 case OPC_BALC:
10573 tcg_gen_movi_tl(cpu_gpr[31], ctx->pc + 4 + m16_lowbit);
10574 /* Fallthrough */
10575 case OPC_BC:
10576 ctx->hflags |= MIPS_HFLAG_B;
10577 break;
10578 default:
10579 MIPS_INVAL("Compact branch/jump");
10580 generate_exception_end(ctx, EXCP_RI);
10581 goto out;
10582 }
10583
10584 /* Generating branch here as compact branches don't have delay slot */
10585 gen_branch(ctx, 4);
10586 } else {
10587 /* Conditional compact branch */
10588 TCGLabel *fs = gen_new_label();
10589 save_cpu_state(ctx, 0);
10590
10591 switch (opc) {
10592 case OPC_BLEZALC: /* OPC_BGEZALC, OPC_BGEUC */
10593 if (rs == 0 && rt != 0) {
10594 /* OPC_BLEZALC */
10595 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_LE), t1, 0, fs);
10596 } else if (rs != 0 && rt != 0 && rs == rt) {
10597 /* OPC_BGEZALC */
10598 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_GE), t1, 0, fs);
10599 } else {
10600 /* OPC_BGEUC */
10601 tcg_gen_brcond_tl(tcg_invert_cond(TCG_COND_GEU), t0, t1, fs);
10602 }
10603 break;
10604 case OPC_BGTZALC: /* OPC_BLTZALC, OPC_BLTUC */
10605 if (rs == 0 && rt != 0) {
10606 /* OPC_BGTZALC */
10607 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_GT), t1, 0, fs);
10608 } else if (rs != 0 && rt != 0 && rs == rt) {
10609 /* OPC_BLTZALC */
10610 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_LT), t1, 0, fs);
10611 } else {
10612 /* OPC_BLTUC */
10613 tcg_gen_brcond_tl(tcg_invert_cond(TCG_COND_LTU), t0, t1, fs);
10614 }
10615 break;
10616 case OPC_BLEZC: /* OPC_BGEZC, OPC_BGEC */
10617 if (rs == 0 && rt != 0) {
10618 /* OPC_BLEZC */
10619 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_LE), t1, 0, fs);
10620 } else if (rs != 0 && rt != 0 && rs == rt) {
10621 /* OPC_BGEZC */
10622 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_GE), t1, 0, fs);
10623 } else {
10624 /* OPC_BGEC */
10625 tcg_gen_brcond_tl(tcg_invert_cond(TCG_COND_GE), t0, t1, fs);
10626 }
10627 break;
10628 case OPC_BGTZC: /* OPC_BLTZC, OPC_BLTC */
10629 if (rs == 0 && rt != 0) {
10630 /* OPC_BGTZC */
10631 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_GT), t1, 0, fs);
10632 } else if (rs != 0 && rt != 0 && rs == rt) {
10633 /* OPC_BLTZC */
10634 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_LT), t1, 0, fs);
10635 } else {
10636 /* OPC_BLTC */
10637 tcg_gen_brcond_tl(tcg_invert_cond(TCG_COND_LT), t0, t1, fs);
10638 }
10639 break;
10640 case OPC_BOVC: /* OPC_BEQZALC, OPC_BEQC */
10641 case OPC_BNVC: /* OPC_BNEZALC, OPC_BNEC */
10642 if (rs >= rt) {
10643 /* OPC_BOVC, OPC_BNVC */
10644 TCGv t2 = tcg_temp_new();
10645 TCGv t3 = tcg_temp_new();
10646 TCGv t4 = tcg_temp_new();
10647 TCGv input_overflow = tcg_temp_new();
10648
10649 gen_load_gpr(t0, rs);
10650 gen_load_gpr(t1, rt);
10651 tcg_gen_ext32s_tl(t2, t0);
10652 tcg_gen_setcond_tl(TCG_COND_NE, input_overflow, t2, t0);
10653 tcg_gen_ext32s_tl(t3, t1);
10654 tcg_gen_setcond_tl(TCG_COND_NE, t4, t3, t1);
10655 tcg_gen_or_tl(input_overflow, input_overflow, t4);
10656
10657 tcg_gen_add_tl(t4, t2, t3);
10658 tcg_gen_ext32s_tl(t4, t4);
10659 tcg_gen_xor_tl(t2, t2, t3);
10660 tcg_gen_xor_tl(t3, t4, t3);
10661 tcg_gen_andc_tl(t2, t3, t2);
10662 tcg_gen_setcondi_tl(TCG_COND_LT, t4, t2, 0);
10663 tcg_gen_or_tl(t4, t4, input_overflow);
10664 if (opc == OPC_BOVC) {
10665 /* OPC_BOVC */
10666 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_NE), t4, 0, fs);
10667 } else {
10668 /* OPC_BNVC */
10669 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_EQ), t4, 0, fs);
10670 }
10671 tcg_temp_free(input_overflow);
10672 tcg_temp_free(t4);
10673 tcg_temp_free(t3);
10674 tcg_temp_free(t2);
10675 } else if (rs < rt && rs == 0) {
10676 /* OPC_BEQZALC, OPC_BNEZALC */
10677 if (opc == OPC_BEQZALC) {
10678 /* OPC_BEQZALC */
10679 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_EQ), t1, 0, fs);
10680 } else {
10681 /* OPC_BNEZALC */
10682 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_NE), t1, 0, fs);
10683 }
10684 } else {
10685 /* OPC_BEQC, OPC_BNEC */
10686 if (opc == OPC_BEQC) {
10687 /* OPC_BEQC */
10688 tcg_gen_brcond_tl(tcg_invert_cond(TCG_COND_EQ), t0, t1, fs);
10689 } else {
10690 /* OPC_BNEC */
10691 tcg_gen_brcond_tl(tcg_invert_cond(TCG_COND_NE), t0, t1, fs);
10692 }
10693 }
10694 break;
10695 case OPC_BEQZC:
10696 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_EQ), t0, 0, fs);
10697 break;
10698 case OPC_BNEZC:
10699 tcg_gen_brcondi_tl(tcg_invert_cond(TCG_COND_NE), t0, 0, fs);
10700 break;
10701 default:
10702 MIPS_INVAL("Compact conditional branch/jump");
10703 generate_exception_end(ctx, EXCP_RI);
10704 goto out;
10705 }
10706
10707 /* Generating branch here as compact branches don't have delay slot */
10708 gen_goto_tb(ctx, 1, ctx->btarget);
10709 gen_set_label(fs);
10710
10711 ctx->hflags |= MIPS_HFLAG_FBNSLOT;
10712 }
10713
10714 out:
10715 tcg_temp_free(t0);
10716 tcg_temp_free(t1);
10717 }
10718
10719 /* ISA extensions (ASEs) */
10720 /* MIPS16 extension to MIPS32 */
10721
10722 /* MIPS16 major opcodes */
10723 enum {
10724 M16_OPC_ADDIUSP = 0x00,
10725 M16_OPC_ADDIUPC = 0x01,
10726 M16_OPC_B = 0x02,
10727 M16_OPC_JAL = 0x03,
10728 M16_OPC_BEQZ = 0x04,
10729 M16_OPC_BNEQZ = 0x05,
10730 M16_OPC_SHIFT = 0x06,
10731 M16_OPC_LD = 0x07,
10732 M16_OPC_RRIA = 0x08,
10733 M16_OPC_ADDIU8 = 0x09,
10734 M16_OPC_SLTI = 0x0a,
10735 M16_OPC_SLTIU = 0x0b,
10736 M16_OPC_I8 = 0x0c,
10737 M16_OPC_LI = 0x0d,
10738 M16_OPC_CMPI = 0x0e,
10739 M16_OPC_SD = 0x0f,
10740 M16_OPC_LB = 0x10,
10741 M16_OPC_LH = 0x11,
10742 M16_OPC_LWSP = 0x12,
10743 M16_OPC_LW = 0x13,
10744 M16_OPC_LBU = 0x14,
10745 M16_OPC_LHU = 0x15,
10746 M16_OPC_LWPC = 0x16,
10747 M16_OPC_LWU = 0x17,
10748 M16_OPC_SB = 0x18,
10749 M16_OPC_SH = 0x19,
10750 M16_OPC_SWSP = 0x1a,
10751 M16_OPC_SW = 0x1b,
10752 M16_OPC_RRR = 0x1c,
10753 M16_OPC_RR = 0x1d,
10754 M16_OPC_EXTEND = 0x1e,
10755 M16_OPC_I64 = 0x1f
10756 };
10757
10758 /* I8 funct field */
10759 enum {
10760 I8_BTEQZ = 0x0,
10761 I8_BTNEZ = 0x1,
10762 I8_SWRASP = 0x2,
10763 I8_ADJSP = 0x3,
10764 I8_SVRS = 0x4,
10765 I8_MOV32R = 0x5,
10766 I8_MOVR32 = 0x7
10767 };
10768
10769 /* RRR f field */
10770 enum {
10771 RRR_DADDU = 0x0,
10772 RRR_ADDU = 0x1,
10773 RRR_DSUBU = 0x2,
10774 RRR_SUBU = 0x3
10775 };
10776
10777 /* RR funct field */
10778 enum {
10779 RR_JR = 0x00,
10780 RR_SDBBP = 0x01,
10781 RR_SLT = 0x02,
10782 RR_SLTU = 0x03,
10783 RR_SLLV = 0x04,
10784 RR_BREAK = 0x05,
10785 RR_SRLV = 0x06,
10786 RR_SRAV = 0x07,
10787 RR_DSRL = 0x08,
10788 RR_CMP = 0x0a,
10789 RR_NEG = 0x0b,
10790 RR_AND = 0x0c,
10791 RR_OR = 0x0d,
10792 RR_XOR = 0x0e,
10793 RR_NOT = 0x0f,
10794 RR_MFHI = 0x10,
10795 RR_CNVT = 0x11,
10796 RR_MFLO = 0x12,
10797 RR_DSRA = 0x13,
10798 RR_DSLLV = 0x14,
10799 RR_DSRLV = 0x16,
10800 RR_DSRAV = 0x17,
10801 RR_MULT = 0x18,
10802 RR_MULTU = 0x19,
10803 RR_DIV = 0x1a,
10804 RR_DIVU = 0x1b,
10805 RR_DMULT = 0x1c,
10806 RR_DMULTU = 0x1d,
10807 RR_DDIV = 0x1e,
10808 RR_DDIVU = 0x1f
10809 };
10810
10811 /* I64 funct field */
10812 enum {
10813 I64_LDSP = 0x0,
10814 I64_SDSP = 0x1,
10815 I64_SDRASP = 0x2,
10816 I64_DADJSP = 0x3,
10817 I64_LDPC = 0x4,
10818 I64_DADDIU5 = 0x5,
10819 I64_DADDIUPC = 0x6,
10820 I64_DADDIUSP = 0x7
10821 };
10822
10823 /* RR ry field for CNVT */
10824 enum {
10825 RR_RY_CNVT_ZEB = 0x0,
10826 RR_RY_CNVT_ZEH = 0x1,
10827 RR_RY_CNVT_ZEW = 0x2,
10828 RR_RY_CNVT_SEB = 0x4,
10829 RR_RY_CNVT_SEH = 0x5,
10830 RR_RY_CNVT_SEW = 0x6,
10831 };
10832
10833 static int xlat (int r)
10834 {
10835 static int map[] = { 16, 17, 2, 3, 4, 5, 6, 7 };
10836
10837 return map[r];
10838 }
10839
10840 static void gen_mips16_save (DisasContext *ctx,
10841 int xsregs, int aregs,
10842 int do_ra, int do_s0, int do_s1,
10843 int framesize)
10844 {
10845 TCGv t0 = tcg_temp_new();
10846 TCGv t1 = tcg_temp_new();
10847 TCGv t2 = tcg_temp_new();
10848 int args, astatic;
10849
10850 switch (aregs) {
10851 case 0:
10852 case 1:
10853 case 2:
10854 case 3:
10855 case 11:
10856 args = 0;
10857 break;
10858 case 4:
10859 case 5:
10860 case 6:
10861 case 7:
10862 args = 1;
10863 break;
10864 case 8:
10865 case 9:
10866 case 10:
10867 args = 2;
10868 break;
10869 case 12:
10870 case 13:
10871 args = 3;
10872 break;
10873 case 14:
10874 args = 4;
10875 break;
10876 default:
10877 generate_exception_end(ctx, EXCP_RI);
10878 return;
10879 }
10880
10881 switch (args) {
10882 case 4:
10883 gen_base_offset_addr(ctx, t0, 29, 12);
10884 gen_load_gpr(t1, 7);
10885 tcg_gen_qemu_st_tl(t1, t0, ctx->mem_idx, MO_TEUL);
10886 /* Fall through */
10887 case 3:
10888 gen_base_offset_addr(ctx, t0, 29, 8);
10889 gen_load_gpr(t1, 6);
10890 tcg_gen_qemu_st_tl(t1, t0, ctx->mem_idx, MO_TEUL);
10891 /* Fall through */
10892 case 2:
10893 gen_base_offset_addr(ctx, t0, 29, 4);
10894 gen_load_gpr(t1, 5);
10895 tcg_gen_qemu_st_tl(t1, t0, ctx->mem_idx, MO_TEUL);
10896 /* Fall through */
10897 case 1:
10898 gen_base_offset_addr(ctx, t0, 29, 0);
10899 gen_load_gpr(t1, 4);
10900 tcg_gen_qemu_st_tl(t1, t0, ctx->mem_idx, MO_TEUL);
10901 }
10902
10903 gen_load_gpr(t0, 29);
10904
10905 #define DECR_AND_STORE(reg) do { \
10906 tcg_gen_movi_tl(t2, -4); \
10907 gen_op_addr_add(ctx, t0, t0, t2); \
10908 gen_load_gpr(t1, reg); \
10909 tcg_gen_qemu_st_tl(t1, t0, ctx->mem_idx, MO_TEUL); \
10910 } while (0)
10911
10912 if (do_ra) {
10913 DECR_AND_STORE(31);
10914 }
10915
10916 switch (xsregs) {
10917 case 7:
10918 DECR_AND_STORE(30);
10919 /* Fall through */
10920 case 6:
10921 DECR_AND_STORE(23);
10922 /* Fall through */
10923 case 5:
10924 DECR_AND_STORE(22);
10925 /* Fall through */
10926 case 4:
10927 DECR_AND_STORE(21);
10928 /* Fall through */
10929 case 3:
10930 DECR_AND_STORE(20);
10931 /* Fall through */
10932 case 2:
10933 DECR_AND_STORE(19);
10934 /* Fall through */
10935 case 1:
10936 DECR_AND_STORE(18);
10937 }
10938
10939 if (do_s1) {
10940 DECR_AND_STORE(17);
10941 }
10942 if (do_s0) {
10943 DECR_AND_STORE(16);
10944 }
10945
10946 switch (aregs) {
10947 case 0:
10948 case 4:
10949 case 8:
10950 case 12:
10951 case 14:
10952 astatic = 0;
10953 break;
10954 case 1:
10955 case 5:
10956 case 9:
10957 case 13:
10958 astatic = 1;
10959 break;
10960 case 2:
10961 case 6:
10962 case 10:
10963 astatic = 2;
10964 break;
10965 case 3:
10966 case 7:
10967 astatic = 3;
10968 break;
10969 case 11:
10970 astatic = 4;
10971 break;
10972 default:
10973 generate_exception_end(ctx, EXCP_RI);
10974 return;
10975 }
10976
10977 if (astatic > 0) {
10978 DECR_AND_STORE(7);
10979 if (astatic > 1) {
10980 DECR_AND_STORE(6);
10981 if (astatic > 2) {
10982 DECR_AND_STORE(5);
10983 if (astatic > 3) {
10984 DECR_AND_STORE(4);
10985 }
10986 }
10987 }
10988 }
10989 #undef DECR_AND_STORE
10990
10991 tcg_gen_movi_tl(t2, -framesize);
10992 gen_op_addr_add(ctx, cpu_gpr[29], cpu_gpr[29], t2);
10993 tcg_temp_free(t0);
10994 tcg_temp_free(t1);
10995 tcg_temp_free(t2);
10996 }
10997
10998 static void gen_mips16_restore (DisasContext *ctx,
10999 int xsregs, int aregs,
11000 int do_ra, int do_s0, int do_s1,
11001 int framesize)
11002 {
11003 int astatic;
11004 TCGv t0 = tcg_temp_new();
11005 TCGv t1 = tcg_temp_new();
11006 TCGv t2 = tcg_temp_new();
11007
11008 tcg_gen_movi_tl(t2, framesize);
11009 gen_op_addr_add(ctx, t0, cpu_gpr[29], t2);
11010
11011 #define DECR_AND_LOAD(reg) do { \
11012 tcg_gen_movi_tl(t2, -4); \
11013 gen_op_addr_add(ctx, t0, t0, t2); \
11014 tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx, MO_TESL); \
11015 gen_store_gpr(t1, reg); \
11016 } while (0)
11017
11018 if (do_ra) {
11019 DECR_AND_LOAD(31);
11020 }
11021
11022 switch (xsregs) {
11023 case 7:
11024 DECR_AND_LOAD(30);
11025 /* Fall through */
11026 case 6:
11027 DECR_AND_LOAD(23);
11028 /* Fall through */
11029 case 5:
11030 DECR_AND_LOAD(22);
11031 /* Fall through */
11032 case 4:
11033 DECR_AND_LOAD(21);
11034 /* Fall through */
11035 case 3:
11036 DECR_AND_LOAD(20);
11037 /* Fall through */
11038 case 2:
11039 DECR_AND_LOAD(19);
11040 /* Fall through */
11041 case 1:
11042 DECR_AND_LOAD(18);
11043 }
11044
11045 if (do_s1) {
11046 DECR_AND_LOAD(17);
11047 }
11048 if (do_s0) {
11049 DECR_AND_LOAD(16);
11050 }
11051
11052 switch (aregs) {
11053 case 0:
11054 case 4:
11055 case 8:
11056 case 12:
11057 case 14:
11058 astatic = 0;
11059 break;
11060 case 1:
11061 case 5:
11062 case 9:
11063 case 13:
11064 astatic = 1;
11065 break;
11066 case 2:
11067 case 6:
11068 case 10:
11069 astatic = 2;
11070 break;
11071 case 3:
11072 case 7:
11073 astatic = 3;
11074 break;
11075 case 11:
11076 astatic = 4;
11077 break;
11078 default:
11079 generate_exception_end(ctx, EXCP_RI);
11080 return;
11081 }
11082
11083 if (astatic > 0) {
11084 DECR_AND_LOAD(7);
11085 if (astatic > 1) {
11086 DECR_AND_LOAD(6);
11087 if (astatic > 2) {
11088 DECR_AND_LOAD(5);
11089 if (astatic > 3) {
11090 DECR_AND_LOAD(4);
11091 }
11092 }
11093 }
11094 }
11095 #undef DECR_AND_LOAD
11096
11097 tcg_gen_movi_tl(t2, framesize);
11098 gen_op_addr_add(ctx, cpu_gpr[29], cpu_gpr[29], t2);
11099 tcg_temp_free(t0);
11100 tcg_temp_free(t1);
11101 tcg_temp_free(t2);
11102 }
11103
11104 static void gen_addiupc (DisasContext *ctx, int rx, int imm,
11105 int is_64_bit, int extended)
11106 {
11107 TCGv t0;
11108
11109 if (extended && (ctx->hflags & MIPS_HFLAG_BMASK)) {
11110 generate_exception_end(ctx, EXCP_RI);
11111 return;
11112 }
11113
11114 t0 = tcg_temp_new();
11115
11116 tcg_gen_movi_tl(t0, pc_relative_pc(ctx));
11117 tcg_gen_addi_tl(cpu_gpr[rx], t0, imm);
11118 if (!is_64_bit) {
11119 tcg_gen_ext32s_tl(cpu_gpr[rx], cpu_gpr[rx]);
11120 }
11121
11122 tcg_temp_free(t0);
11123 }
11124
11125 #if defined(TARGET_MIPS64)
11126 static void decode_i64_mips16 (DisasContext *ctx,
11127 int ry, int funct, int16_t offset,
11128 int extended)
11129 {
11130 switch (funct) {
11131 case I64_LDSP:
11132 check_insn(ctx, ISA_MIPS3);
11133 check_mips_64(ctx);
11134 offset = extended ? offset : offset << 3;
11135 gen_ld(ctx, OPC_LD, ry, 29, offset);
11136 break;
11137 case I64_SDSP:
11138 check_insn(ctx, ISA_MIPS3);
11139 check_mips_64(ctx);
11140 offset = extended ? offset : offset << 3;
11141 gen_st(ctx, OPC_SD, ry, 29, offset);
11142 break;
11143 case I64_SDRASP:
11144 check_insn(ctx, ISA_MIPS3);
11145 check_mips_64(ctx);
11146 offset = extended ? offset : (ctx->opcode & 0xff) << 3;
11147 gen_st(ctx, OPC_SD, 31, 29, offset);
11148 break;
11149 case I64_DADJSP:
11150 check_insn(ctx, ISA_MIPS3);
11151 check_mips_64(ctx);
11152 offset = extended ? offset : ((int8_t)ctx->opcode) << 3;
11153 gen_arith_imm(ctx, OPC_DADDIU, 29, 29, offset);
11154 break;
11155 case I64_LDPC:
11156 check_insn(ctx, ISA_MIPS3);
11157 check_mips_64(ctx);
11158 if (extended && (ctx->hflags & MIPS_HFLAG_BMASK)) {
11159 generate_exception_end(ctx, EXCP_RI);
11160 } else {
11161 offset = extended ? offset : offset << 3;
11162 gen_ld(ctx, OPC_LDPC, ry, 0, offset);
11163 }
11164 break;
11165 case I64_DADDIU5:
11166 check_insn(ctx, ISA_MIPS3);
11167 check_mips_64(ctx);
11168 offset = extended ? offset : ((int8_t)(offset << 3)) >> 3;
11169 gen_arith_imm(ctx, OPC_DADDIU, ry, ry, offset);
11170 break;
11171 case I64_DADDIUPC:
11172 check_insn(ctx, ISA_MIPS3);
11173 check_mips_64(ctx);
11174 offset = extended ? offset : offset << 2;
11175 gen_addiupc(ctx, ry, offset, 1, extended);
11176 break;
11177 case I64_DADDIUSP:
11178 check_insn(ctx, ISA_MIPS3);
11179 check_mips_64(ctx);
11180 offset = extended ? offset : offset << 2;
11181 gen_arith_imm(ctx, OPC_DADDIU, ry, 29, offset);
11182 break;
11183 }
11184 }
11185 #endif
11186
11187 static int decode_extended_mips16_opc (CPUMIPSState *env, DisasContext *ctx)
11188 {
11189 int extend = cpu_lduw_code(env, ctx->pc + 2);
11190 int op, rx, ry, funct, sa;
11191 int16_t imm, offset;
11192
11193 ctx->opcode = (ctx->opcode << 16) | extend;
11194 op = (ctx->opcode >> 11) & 0x1f;
11195 sa = (ctx->opcode >> 22) & 0x1f;
11196 funct = (ctx->opcode >> 8) & 0x7;
11197 rx = xlat((ctx->opcode >> 8) & 0x7);
11198 ry = xlat((ctx->opcode >> 5) & 0x7);
11199 offset = imm = (int16_t) (((ctx->opcode >> 16) & 0x1f) << 11
11200 | ((ctx->opcode >> 21) & 0x3f) << 5
11201 | (ctx->opcode & 0x1f));
11202
11203 /* The extended opcodes cleverly reuse the opcodes from their 16-bit
11204 counterparts. */
11205 switch (op) {
11206 case M16_OPC_ADDIUSP:
11207 gen_arith_imm(ctx, OPC_ADDIU, rx, 29, imm);
11208 break;
11209 case M16_OPC_ADDIUPC:
11210 gen_addiupc(ctx, rx, imm, 0, 1);
11211 break;
11212 case M16_OPC_B:
11213 gen_compute_branch(ctx, OPC_BEQ, 4, 0, 0, offset << 1, 0);
11214 /* No delay slot, so just process as a normal instruction */
11215 break;
11216 case M16_OPC_BEQZ:
11217 gen_compute_branch(ctx, OPC_BEQ, 4, rx, 0, offset << 1, 0);
11218 /* No delay slot, so just process as a normal instruction */
11219 break;
11220 case M16_OPC_BNEQZ:
11221 gen_compute_branch(ctx, OPC_BNE, 4, rx, 0, offset << 1, 0);
11222 /* No delay slot, so just process as a normal instruction */
11223 break;
11224 case M16_OPC_SHIFT:
11225 switch (ctx->opcode & 0x3) {
11226 case 0x0:
11227 gen_shift_imm(ctx, OPC_SLL, rx, ry, sa);
11228 break;
11229 case 0x1:
11230 #if defined(TARGET_MIPS64)
11231 check_mips_64(ctx);
11232 gen_shift_imm(ctx, OPC_DSLL, rx, ry, sa);
11233 #else
11234 generate_exception_end(ctx, EXCP_RI);
11235 #endif
11236 break;
11237 case 0x2:
11238 gen_shift_imm(ctx, OPC_SRL, rx, ry, sa);
11239 break;
11240 case 0x3:
11241 gen_shift_imm(ctx, OPC_SRA, rx, ry, sa);
11242 break;
11243 }
11244 break;
11245 #if defined(TARGET_MIPS64)
11246 case M16_OPC_LD:
11247 check_insn(ctx, ISA_MIPS3);
11248 check_mips_64(ctx);
11249 gen_ld(ctx, OPC_LD, ry, rx, offset);
11250 break;
11251 #endif
11252 case M16_OPC_RRIA:
11253 imm = ctx->opcode & 0xf;
11254 imm = imm | ((ctx->opcode >> 20) & 0x7f) << 4;
11255 imm = imm | ((ctx->opcode >> 16) & 0xf) << 11;
11256 imm = (int16_t) (imm << 1) >> 1;
11257 if ((ctx->opcode >> 4) & 0x1) {
11258 #if defined(TARGET_MIPS64)
11259 check_mips_64(ctx);
11260 gen_arith_imm(ctx, OPC_DADDIU, ry, rx, imm);
11261 #else
11262 generate_exception_end(ctx, EXCP_RI);
11263 #endif
11264 } else {
11265 gen_arith_imm(ctx, OPC_ADDIU, ry, rx, imm);
11266 }
11267 break;
11268 case M16_OPC_ADDIU8:
11269 gen_arith_imm(ctx, OPC_ADDIU, rx, rx, imm);
11270 break;
11271 case M16_OPC_SLTI:
11272 gen_slt_imm(ctx, OPC_SLTI, 24, rx, imm);
11273 break;
11274 case M16_OPC_SLTIU:
11275 gen_slt_imm(ctx, OPC_SLTIU, 24, rx, imm);
11276 break;
11277 case M16_OPC_I8:
11278 switch (funct) {
11279 case I8_BTEQZ:
11280 gen_compute_branch(ctx, OPC_BEQ, 4, 24, 0, offset << 1, 0);
11281 break;
11282 case I8_BTNEZ:
11283 gen_compute_branch(ctx, OPC_BNE, 4, 24, 0, offset << 1, 0);
11284 break;
11285 case I8_SWRASP:
11286 gen_st(ctx, OPC_SW, 31, 29, imm);
11287 break;
11288 case I8_ADJSP:
11289 gen_arith_imm(ctx, OPC_ADDIU, 29, 29, imm);
11290 break;
11291 case I8_SVRS:
11292 check_insn(ctx, ISA_MIPS32);
11293 {
11294 int xsregs = (ctx->opcode >> 24) & 0x7;
11295 int aregs = (ctx->opcode >> 16) & 0xf;
11296 int do_ra = (ctx->opcode >> 6) & 0x1;
11297 int do_s0 = (ctx->opcode >> 5) & 0x1;
11298 int do_s1 = (ctx->opcode >> 4) & 0x1;
11299 int framesize = (((ctx->opcode >> 20) & 0xf) << 4
11300 | (ctx->opcode & 0xf)) << 3;
11301
11302 if (ctx->opcode & (1 << 7)) {
11303 gen_mips16_save(ctx, xsregs, aregs,
11304 do_ra, do_s0, do_s1,
11305 framesize);
11306 } else {
11307 gen_mips16_restore(ctx, xsregs, aregs,
11308 do_ra, do_s0, do_s1,
11309 framesize);
11310 }
11311 }
11312 break;
11313 default:
11314 generate_exception_end(ctx, EXCP_RI);
11315 break;
11316 }
11317 break;
11318 case M16_OPC_LI:
11319 tcg_gen_movi_tl(cpu_gpr[rx], (uint16_t) imm);
11320 break;
11321 case M16_OPC_CMPI:
11322 tcg_gen_xori_tl(cpu_gpr[24], cpu_gpr[rx], (uint16_t) imm);
11323 break;
11324 #if defined(TARGET_MIPS64)
11325 case M16_OPC_SD:
11326 check_insn(ctx, ISA_MIPS3);
11327 check_mips_64(ctx);
11328 gen_st(ctx, OPC_SD, ry, rx, offset);
11329 break;
11330 #endif
11331 case M16_OPC_LB:
11332 gen_ld(ctx, OPC_LB, ry, rx, offset);
11333 break;
11334 case M16_OPC_LH:
11335 gen_ld(ctx, OPC_LH, ry, rx, offset);
11336 break;
11337 case M16_OPC_LWSP:
11338 gen_ld(ctx, OPC_LW, rx, 29, offset);
11339 break;
11340 case M16_OPC_LW:
11341 gen_ld(ctx, OPC_LW, ry, rx, offset);
11342 break;
11343 case M16_OPC_LBU:
11344 gen_ld(ctx, OPC_LBU, ry, rx, offset);
11345 break;
11346 case M16_OPC_LHU:
11347 gen_ld(ctx, OPC_LHU, ry, rx, offset);
11348 break;
11349 case M16_OPC_LWPC:
11350 gen_ld(ctx, OPC_LWPC, rx, 0, offset);
11351 break;
11352 #if defined(TARGET_MIPS64)
11353 case M16_OPC_LWU:
11354 check_insn(ctx, ISA_MIPS3);
11355 check_mips_64(ctx);
11356 gen_ld(ctx, OPC_LWU, ry, rx, offset);
11357 break;
11358 #endif
11359 case M16_OPC_SB:
11360 gen_st(ctx, OPC_SB, ry, rx, offset);
11361 break;
11362 case M16_OPC_SH:
11363 gen_st(ctx, OPC_SH, ry, rx, offset);
11364 break;
11365 case M16_OPC_SWSP:
11366 gen_st(ctx, OPC_SW, rx, 29, offset);
11367 break;
11368 case M16_OPC_SW:
11369 gen_st(ctx, OPC_SW, ry, rx, offset);
11370 break;
11371 #if defined(TARGET_MIPS64)
11372 case M16_OPC_I64:
11373 decode_i64_mips16(ctx, ry, funct, offset, 1);
11374 break;
11375 #endif
11376 default:
11377 generate_exception_end(ctx, EXCP_RI);
11378 break;
11379 }
11380
11381 return 4;
11382 }
11383
11384 static inline bool is_uhi(int sdbbp_code)
11385 {
11386 #ifdef CONFIG_USER_ONLY
11387 return false;
11388 #else
11389 return semihosting_enabled() && sdbbp_code == 1;
11390 #endif
11391 }
11392
11393 static int decode_mips16_opc (CPUMIPSState *env, DisasContext *ctx)
11394 {
11395 int rx, ry;
11396 int sa;
11397 int op, cnvt_op, op1, offset;
11398 int funct;
11399 int n_bytes;
11400
11401 op = (ctx->opcode >> 11) & 0x1f;
11402 sa = (ctx->opcode >> 2) & 0x7;
11403 sa = sa == 0 ? 8 : sa;
11404 rx = xlat((ctx->opcode >> 8) & 0x7);
11405 cnvt_op = (ctx->opcode >> 5) & 0x7;
11406 ry = xlat((ctx->opcode >> 5) & 0x7);
11407 op1 = offset = ctx->opcode & 0x1f;
11408
11409 n_bytes = 2;
11410
11411 switch (op) {
11412 case M16_OPC_ADDIUSP:
11413 {
11414 int16_t imm = ((uint8_t) ctx->opcode) << 2;
11415
11416 gen_arith_imm(ctx, OPC_ADDIU, rx, 29, imm);
11417 }
11418 break;
11419 case M16_OPC_ADDIUPC:
11420 gen_addiupc(ctx, rx, ((uint8_t) ctx->opcode) << 2, 0, 0);
11421 break;
11422 case M16_OPC_B:
11423 offset = (ctx->opcode & 0x7ff) << 1;
11424 offset = (int16_t)(offset << 4) >> 4;
11425 gen_compute_branch(ctx, OPC_BEQ, 2, 0, 0, offset, 0);
11426 /* No delay slot, so just process as a normal instruction */
11427 break;
11428 case M16_OPC_JAL:
11429 offset = cpu_lduw_code(env, ctx->pc + 2);
11430 offset = (((ctx->opcode & 0x1f) << 21)
11431 | ((ctx->opcode >> 5) & 0x1f) << 16
11432 | offset) << 2;
11433 op = ((ctx->opcode >> 10) & 0x1) ? OPC_JALX : OPC_JAL;
11434 gen_compute_branch(ctx, op, 4, rx, ry, offset, 2);
11435 n_bytes = 4;
11436 break;
11437 case M16_OPC_BEQZ:
11438 gen_compute_branch(ctx, OPC_BEQ, 2, rx, 0,
11439 ((int8_t)ctx->opcode) << 1, 0);
11440 /* No delay slot, so just process as a normal instruction */
11441 break;
11442 case M16_OPC_BNEQZ:
11443 gen_compute_branch(ctx, OPC_BNE, 2, rx, 0,
11444 ((int8_t)ctx->opcode) << 1, 0);
11445 /* No delay slot, so just process as a normal instruction */
11446 break;
11447 case M16_OPC_SHIFT:
11448 switch (ctx->opcode & 0x3) {
11449 case 0x0:
11450 gen_shift_imm(ctx, OPC_SLL, rx, ry, sa);
11451 break;
11452 case 0x1:
11453 #if defined(TARGET_MIPS64)
11454 check_insn(ctx, ISA_MIPS3);
11455 check_mips_64(ctx);
11456 gen_shift_imm(ctx, OPC_DSLL, rx, ry, sa);
11457 #else
11458 generate_exception_end(ctx, EXCP_RI);
11459 #endif
11460 break;
11461 case 0x2:
11462 gen_shift_imm(ctx, OPC_SRL, rx, ry, sa);
11463 break;
11464 case 0x3:
11465 gen_shift_imm(ctx, OPC_SRA, rx, ry, sa);
11466 break;
11467 }
11468 break;
11469 #if defined(TARGET_MIPS64)
11470 case M16_OPC_LD:
11471 check_insn(ctx, ISA_MIPS3);
11472 check_mips_64(ctx);
11473 gen_ld(ctx, OPC_LD, ry, rx, offset << 3);
11474 break;
11475 #endif
11476 case M16_OPC_RRIA:
11477 {
11478 int16_t imm = (int8_t)((ctx->opcode & 0xf) << 4) >> 4;
11479
11480 if ((ctx->opcode >> 4) & 1) {
11481 #if defined(TARGET_MIPS64)
11482 check_insn(ctx, ISA_MIPS3);
11483 check_mips_64(ctx);
11484 gen_arith_imm(ctx, OPC_DADDIU, ry, rx, imm);
11485 #else
11486 generate_exception_end(ctx, EXCP_RI);
11487 #endif
11488 } else {
11489 gen_arith_imm(ctx, OPC_ADDIU, ry, rx, imm);
11490 }
11491 }
11492 break;
11493 case M16_OPC_ADDIU8:
11494 {
11495 int16_t imm = (int8_t) ctx->opcode;
11496
11497 gen_arith_imm(ctx, OPC_ADDIU, rx, rx, imm);
11498 }
11499 break;
11500 case M16_OPC_SLTI:
11501 {
11502 int16_t imm = (uint8_t) ctx->opcode;
11503 gen_slt_imm(ctx, OPC_SLTI, 24, rx, imm);
11504 }
11505 break;
11506 case M16_OPC_SLTIU:
11507 {
11508 int16_t imm = (uint8_t) ctx->opcode;
11509 gen_slt_imm(ctx, OPC_SLTIU, 24, rx, imm);
11510 }
11511 break;
11512 case M16_OPC_I8:
11513 {
11514 int reg32;
11515
11516 funct = (ctx->opcode >> 8) & 0x7;
11517 switch (funct) {
11518 case I8_BTEQZ:
11519 gen_compute_branch(ctx, OPC_BEQ, 2, 24, 0,
11520 ((int8_t)ctx->opcode) << 1, 0);
11521 break;
11522 case I8_BTNEZ:
11523 gen_compute_branch(ctx, OPC_BNE, 2, 24, 0,
11524 ((int8_t)ctx->opcode) << 1, 0);
11525 break;
11526 case I8_SWRASP:
11527 gen_st(ctx, OPC_SW, 31, 29, (ctx->opcode & 0xff) << 2);
11528 break;
11529 case I8_ADJSP:
11530 gen_arith_imm(ctx, OPC_ADDIU, 29, 29,
11531 ((int8_t)ctx->opcode) << 3);
11532 break;
11533 case I8_SVRS:
11534 check_insn(ctx, ISA_MIPS32);
11535 {
11536 int do_ra = ctx->opcode & (1 << 6);
11537 int do_s0 = ctx->opcode & (1 << 5);
11538 int do_s1 = ctx->opcode & (1 << 4);
11539 int framesize = ctx->opcode & 0xf;
11540
11541 if (framesize == 0) {
11542 framesize = 128;
11543 } else {
11544 framesize = framesize << 3;
11545 }
11546
11547 if (ctx->opcode & (1 << 7)) {
11548 gen_mips16_save(ctx, 0, 0,
11549 do_ra, do_s0, do_s1, framesize);
11550 } else {
11551 gen_mips16_restore(ctx, 0, 0,
11552 do_ra, do_s0, do_s1, framesize);
11553 }
11554 }
11555 break;
11556 case I8_MOV32R:
11557 {
11558 int rz = xlat(ctx->opcode & 0x7);
11559
11560 reg32 = (((ctx->opcode >> 3) & 0x3) << 3) |
11561 ((ctx->opcode >> 5) & 0x7);
11562 gen_arith(ctx, OPC_ADDU, reg32, rz, 0);
11563 }
11564 break;
11565 case I8_MOVR32:
11566 reg32 = ctx->opcode & 0x1f;
11567 gen_arith(ctx, OPC_ADDU, ry, reg32, 0);
11568 break;
11569 default:
11570 generate_exception_end(ctx, EXCP_RI);
11571 break;
11572 }
11573 }
11574 break;
11575 case M16_OPC_LI:
11576 {
11577 int16_t imm = (uint8_t) ctx->opcode;
11578
11579 gen_arith_imm(ctx, OPC_ADDIU, rx, 0, imm);
11580 }
11581 break;
11582 case M16_OPC_CMPI:
11583 {
11584 int16_t imm = (uint8_t) ctx->opcode;
11585 gen_logic_imm(ctx, OPC_XORI, 24, rx, imm);
11586 }
11587 break;
11588 #if defined(TARGET_MIPS64)
11589 case M16_OPC_SD:
11590 check_insn(ctx, ISA_MIPS3);
11591 check_mips_64(ctx);
11592 gen_st(ctx, OPC_SD, ry, rx, offset << 3);
11593 break;
11594 #endif
11595 case M16_OPC_LB:
11596 gen_ld(ctx, OPC_LB, ry, rx, offset);
11597 break;
11598 case M16_OPC_LH:
11599 gen_ld(ctx, OPC_LH, ry, rx, offset << 1);
11600 break;
11601 case M16_OPC_LWSP:
11602 gen_ld(ctx, OPC_LW, rx, 29, ((uint8_t)ctx->opcode) << 2);
11603 break;
11604 case M16_OPC_LW:
11605 gen_ld(ctx, OPC_LW, ry, rx, offset << 2);
11606 break;
11607 case M16_OPC_LBU:
11608 gen_ld(ctx, OPC_LBU, ry, rx, offset);
11609 break;
11610 case M16_OPC_LHU:
11611 gen_ld(ctx, OPC_LHU, ry, rx, offset << 1);
11612 break;
11613 case M16_OPC_LWPC:
11614 gen_ld(ctx, OPC_LWPC, rx, 0, ((uint8_t)ctx->opcode) << 2);
11615 break;
11616 #if defined (TARGET_MIPS64)
11617 case M16_OPC_LWU:
11618 check_insn(ctx, ISA_MIPS3);
11619 check_mips_64(ctx);
11620 gen_ld(ctx, OPC_LWU, ry, rx, offset << 2);
11621 break;
11622 #endif
11623 case M16_OPC_SB:
11624 gen_st(ctx, OPC_SB, ry, rx, offset);
11625 break;
11626 case M16_OPC_SH:
11627 gen_st(ctx, OPC_SH, ry, rx, offset << 1);
11628 break;
11629 case M16_OPC_SWSP:
11630 gen_st(ctx, OPC_SW, rx, 29, ((uint8_t)ctx->opcode) << 2);
11631 break;
11632 case M16_OPC_SW:
11633 gen_st(ctx, OPC_SW, ry, rx, offset << 2);
11634 break;
11635 case M16_OPC_RRR:
11636 {
11637 int rz = xlat((ctx->opcode >> 2) & 0x7);
11638 int mips32_op;
11639
11640 switch (ctx->opcode & 0x3) {
11641 case RRR_ADDU:
11642 mips32_op = OPC_ADDU;
11643 break;
11644 case RRR_SUBU:
11645 mips32_op = OPC_SUBU;
11646 break;
11647 #if defined(TARGET_MIPS64)
11648 case RRR_DADDU:
11649 mips32_op = OPC_DADDU;
11650 check_insn(ctx, ISA_MIPS3);
11651 check_mips_64(ctx);
11652 break;
11653 case RRR_DSUBU:
11654 mips32_op = OPC_DSUBU;
11655 check_insn(ctx, ISA_MIPS3);
11656 check_mips_64(ctx);
11657 break;
11658 #endif
11659 default:
11660 generate_exception_end(ctx, EXCP_RI);
11661 goto done;
11662 }
11663
11664 gen_arith(ctx, mips32_op, rz, rx, ry);
11665 done:
11666 ;
11667 }
11668 break;
11669 case M16_OPC_RR:
11670 switch (op1) {
11671 case RR_JR:
11672 {
11673 int nd = (ctx->opcode >> 7) & 0x1;
11674 int link = (ctx->opcode >> 6) & 0x1;
11675 int ra = (ctx->opcode >> 5) & 0x1;
11676
11677 if (nd) {
11678 check_insn(ctx, ISA_MIPS32);
11679 }
11680
11681 if (link) {
11682 op = OPC_JALR;
11683 } else {
11684 op = OPC_JR;
11685 }
11686
11687 gen_compute_branch(ctx, op, 2, ra ? 31 : rx, 31, 0,
11688 (nd ? 0 : 2));
11689 }
11690 break;
11691 case RR_SDBBP:
11692 if (is_uhi(extract32(ctx->opcode, 5, 6))) {
11693 gen_helper_do_semihosting(cpu_env);
11694 } else {
11695 /* XXX: not clear which exception should be raised
11696 * when in debug mode...
11697 */
11698 check_insn(ctx, ISA_MIPS32);
11699 generate_exception_end(ctx, EXCP_DBp);
11700 }
11701 break;
11702 case RR_SLT:
11703 gen_slt(ctx, OPC_SLT, 24, rx, ry);
11704 break;
11705 case RR_SLTU:
11706 gen_slt(ctx, OPC_SLTU, 24, rx, ry);
11707 break;
11708 case RR_BREAK:
11709 generate_exception_end(ctx, EXCP_BREAK);
11710 break;
11711 case RR_SLLV:
11712 gen_shift(ctx, OPC_SLLV, ry, rx, ry);
11713 break;
11714 case RR_SRLV:
11715 gen_shift(ctx, OPC_SRLV, ry, rx, ry);
11716 break;
11717 case RR_SRAV:
11718 gen_shift(ctx, OPC_SRAV, ry, rx, ry);
11719 break;
11720 #if defined (TARGET_MIPS64)
11721 case RR_DSRL:
11722 check_insn(ctx, ISA_MIPS3);
11723 check_mips_64(ctx);
11724 gen_shift_imm(ctx, OPC_DSRL, ry, ry, sa);
11725 break;
11726 #endif
11727 case RR_CMP:
11728 gen_logic(ctx, OPC_XOR, 24, rx, ry);
11729 break;
11730 case RR_NEG:
11731 gen_arith(ctx, OPC_SUBU, rx, 0, ry);
11732 break;
11733 case RR_AND:
11734 gen_logic(ctx, OPC_AND, rx, rx, ry);
11735 break;
11736 case RR_OR:
11737 gen_logic(ctx, OPC_OR, rx, rx, ry);
11738 break;
11739 case RR_XOR:
11740 gen_logic(ctx, OPC_XOR, rx, rx, ry);
11741 break;
11742 case RR_NOT:
11743 gen_logic(ctx, OPC_NOR, rx, ry, 0);
11744 break;
11745 case RR_MFHI:
11746 gen_HILO(ctx, OPC_MFHI, 0, rx);
11747 break;
11748 case RR_CNVT:
11749 check_insn(ctx, ISA_MIPS32);
11750 switch (cnvt_op) {
11751 case RR_RY_CNVT_ZEB:
11752 tcg_gen_ext8u_tl(cpu_gpr[rx], cpu_gpr[rx]);
11753 break;
11754 case RR_RY_CNVT_ZEH:
11755 tcg_gen_ext16u_tl(cpu_gpr[rx], cpu_gpr[rx]);
11756 break;
11757 case RR_RY_CNVT_SEB:
11758 tcg_gen_ext8s_tl(cpu_gpr[rx], cpu_gpr[rx]);
11759 break;
11760 case RR_RY_CNVT_SEH:
11761 tcg_gen_ext16s_tl(cpu_gpr[rx], cpu_gpr[rx]);
11762 break;
11763 #if defined (TARGET_MIPS64)
11764 case RR_RY_CNVT_ZEW:
11765 check_insn(ctx, ISA_MIPS64);
11766 check_mips_64(ctx);
11767 tcg_gen_ext32u_tl(cpu_gpr[rx], cpu_gpr[rx]);
11768 break;
11769 case RR_RY_CNVT_SEW:
11770 check_insn(ctx, ISA_MIPS64);
11771 check_mips_64(ctx);
11772 tcg_gen_ext32s_tl(cpu_gpr[rx], cpu_gpr[rx]);
11773 break;
11774 #endif
11775 default:
11776 generate_exception_end(ctx, EXCP_RI);
11777 break;
11778 }
11779 break;
11780 case RR_MFLO:
11781 gen_HILO(ctx, OPC_MFLO, 0, rx);
11782 break;
11783 #if defined (TARGET_MIPS64)
11784 case RR_DSRA:
11785 check_insn(ctx, ISA_MIPS3);
11786 check_mips_64(ctx);
11787 gen_shift_imm(ctx, OPC_DSRA, ry, ry, sa);
11788 break;
11789 case RR_DSLLV:
11790 check_insn(ctx, ISA_MIPS3);
11791 check_mips_64(ctx);
11792 gen_shift(ctx, OPC_DSLLV, ry, rx, ry);
11793 break;
11794 case RR_DSRLV:
11795 check_insn(ctx, ISA_MIPS3);
11796 check_mips_64(ctx);
11797 gen_shift(ctx, OPC_DSRLV, ry, rx, ry);
11798 break;
11799 case RR_DSRAV:
11800 check_insn(ctx, ISA_MIPS3);
11801 check_mips_64(ctx);
11802 gen_shift(ctx, OPC_DSRAV, ry, rx, ry);
11803 break;
11804 #endif
11805 case RR_MULT:
11806 gen_muldiv(ctx, OPC_MULT, 0, rx, ry);
11807 break;
11808 case RR_MULTU:
11809 gen_muldiv(ctx, OPC_MULTU, 0, rx, ry);
11810 break;
11811 case RR_DIV:
11812 gen_muldiv(ctx, OPC_DIV, 0, rx, ry);
11813 break;
11814 case RR_DIVU:
11815 gen_muldiv(ctx, OPC_DIVU, 0, rx, ry);
11816 break;
11817 #if defined (TARGET_MIPS64)
11818 case RR_DMULT:
11819 check_insn(ctx, ISA_MIPS3);
11820 check_mips_64(ctx);
11821 gen_muldiv(ctx, OPC_DMULT, 0, rx, ry);
11822 break;
11823 case RR_DMULTU:
11824 check_insn(ctx, ISA_MIPS3);
11825 check_mips_64(ctx);
11826 gen_muldiv(ctx, OPC_DMULTU, 0, rx, ry);
11827 break;
11828 case RR_DDIV:
11829 check_insn(ctx, ISA_MIPS3);
11830 check_mips_64(ctx);
11831 gen_muldiv(ctx, OPC_DDIV, 0, rx, ry);
11832 break;
11833 case RR_DDIVU:
11834 check_insn(ctx, ISA_MIPS3);
11835 check_mips_64(ctx);
11836 gen_muldiv(ctx, OPC_DDIVU, 0, rx, ry);
11837 break;
11838 #endif
11839 default:
11840 generate_exception_end(ctx, EXCP_RI);
11841 break;
11842 }
11843 break;
11844 case M16_OPC_EXTEND:
11845 decode_extended_mips16_opc(env, ctx);
11846 n_bytes = 4;
11847 break;
11848 #if defined(TARGET_MIPS64)
11849 case M16_OPC_I64:
11850 funct = (ctx->opcode >> 8) & 0x7;
11851 decode_i64_mips16(ctx, ry, funct, offset, 0);
11852 break;
11853 #endif
11854 default:
11855 generate_exception_end(ctx, EXCP_RI);
11856 break;
11857 }
11858
11859 return n_bytes;
11860 }
11861
11862 /* microMIPS extension to MIPS32/MIPS64 */
11863
11864 /*
11865 * microMIPS32/microMIPS64 major opcodes
11866 *
11867 * 1. MIPS Architecture for Programmers Volume II-B:
11868 * The microMIPS32 Instruction Set (Revision 3.05)
11869 *
11870 * Table 6.2 microMIPS32 Encoding of Major Opcode Field
11871 *
11872 * 2. MIPS Architecture For Programmers Volume II-A:
11873 * The MIPS64 Instruction Set (Revision 3.51)
11874 */
11875
11876 enum {
11877 POOL32A = 0x00,
11878 POOL16A = 0x01,
11879 LBU16 = 0x02,
11880 MOVE16 = 0x03,
11881 ADDI32 = 0x04,
11882 R6_LUI = 0x04,
11883 AUI = 0x04,
11884 LBU32 = 0x05,
11885 SB32 = 0x06,
11886 LB32 = 0x07,
11887
11888 POOL32B = 0x08,
11889 POOL16B = 0x09,
11890 LHU16 = 0x0a,
11891 ANDI16 = 0x0b,
11892 ADDIU32 = 0x0c,
11893 LHU32 = 0x0d,
11894 SH32 = 0x0e,
11895 LH32 = 0x0f,
11896
11897 POOL32I = 0x10,
11898 POOL16C = 0x11,
11899 LWSP16 = 0x12,
11900 POOL16D = 0x13,
11901 ORI32 = 0x14,
11902 POOL32F = 0x15,
11903 POOL32S = 0x16, /* MIPS64 */
11904 DADDIU32 = 0x17, /* MIPS64 */
11905
11906 POOL32C = 0x18,
11907 LWGP16 = 0x19,
11908 LW16 = 0x1a,
11909 POOL16E = 0x1b,
11910 XORI32 = 0x1c,
11911 JALS32 = 0x1d,
11912 BOVC = 0x1d,
11913 BEQC = 0x1d,
11914 BEQZALC = 0x1d,
11915 ADDIUPC = 0x1e,
11916 PCREL = 0x1e,
11917 BNVC = 0x1f,
11918 BNEC = 0x1f,
11919 BNEZALC = 0x1f,
11920
11921 R6_BEQZC = 0x20,
11922 JIC = 0x20,
11923 POOL16F = 0x21,
11924 SB16 = 0x22,
11925 BEQZ16 = 0x23,
11926 BEQZC16 = 0x23,
11927 SLTI32 = 0x24,
11928 BEQ32 = 0x25,
11929 BC = 0x25,
11930 SWC132 = 0x26,
11931 LWC132 = 0x27,
11932
11933 /* 0x29 is reserved */
11934 RES_29 = 0x29,
11935 R6_BNEZC = 0x28,
11936 JIALC = 0x28,
11937 SH16 = 0x2a,
11938 BNEZ16 = 0x2b,
11939 BNEZC16 = 0x2b,
11940 SLTIU32 = 0x2c,
11941 BNE32 = 0x2d,
11942 BALC = 0x2d,
11943 SDC132 = 0x2e,
11944 LDC132 = 0x2f,
11945
11946 /* 0x31 is reserved */
11947 RES_31 = 0x31,
11948 BLEZALC = 0x30,
11949 BGEZALC = 0x30,
11950 BGEUC = 0x30,
11951 SWSP16 = 0x32,
11952 B16 = 0x33,
11953 BC16 = 0x33,
11954 ANDI32 = 0x34,
11955 J32 = 0x35,
11956 BGTZC = 0x35,
11957 BLTZC = 0x35,
11958 BLTC = 0x35,
11959 SD32 = 0x36, /* MIPS64 */
11960 LD32 = 0x37, /* MIPS64 */
11961
11962 /* 0x39 is reserved */
11963 RES_39 = 0x39,
11964 BGTZALC = 0x38,
11965 BLTZALC = 0x38,
11966 BLTUC = 0x38,
11967 SW16 = 0x3a,
11968 LI16 = 0x3b,
11969 JALX32 = 0x3c,
11970 JAL32 = 0x3d,
11971 BLEZC = 0x3d,
11972 BGEZC = 0x3d,
11973 BGEC = 0x3d,
11974 SW32 = 0x3e,
11975 LW32 = 0x3f
11976 };
11977
11978 /* PCREL Instructions perform PC-Relative address calculation. bits 20..16 */
11979 enum {
11980 ADDIUPC_00 = 0x00,
11981 ADDIUPC_07 = 0x07,
11982 AUIPC = 0x1e,
11983 ALUIPC = 0x1f,
11984 LWPC_08 = 0x08,
11985 LWPC_0F = 0x0F,
11986 };
11987
11988 /* POOL32A encoding of minor opcode field */
11989
11990 enum {
11991 /* These opcodes are distinguished only by bits 9..6; those bits are
11992 * what are recorded below. */
11993 SLL32 = 0x0,
11994 SRL32 = 0x1,
11995 SRA = 0x2,
11996 ROTR = 0x3,
11997 SELEQZ = 0x5,
11998 SELNEZ = 0x6,
11999 R6_RDHWR = 0x7,
12000
12001 SLLV = 0x0,
12002 SRLV = 0x1,
12003 SRAV = 0x2,
12004 ROTRV = 0x3,
12005 ADD = 0x4,
12006 ADDU32 = 0x5,
12007 SUB = 0x6,
12008 SUBU32 = 0x7,
12009 MUL = 0x8,
12010 AND = 0x9,
12011 OR32 = 0xa,
12012 NOR = 0xb,
12013 XOR32 = 0xc,
12014 SLT = 0xd,
12015 SLTU = 0xe,
12016
12017 MOVN = 0x0,
12018 R6_MUL = 0x0,
12019 MOVZ = 0x1,
12020 MUH = 0x1,
12021 MULU = 0x2,
12022 MUHU = 0x3,
12023 LWXS = 0x4,
12024 R6_DIV = 0x4,
12025 MOD = 0x5,
12026 R6_DIVU = 0x6,
12027 MODU = 0x7,
12028
12029 /* The following can be distinguished by their lower 6 bits. */
12030 BREAK32 = 0x07,
12031 INS = 0x0c,
12032 LSA = 0x0f,
12033 ALIGN = 0x1f,
12034 EXT = 0x2c,
12035 POOL32AXF = 0x3c,
12036 SIGRIE = 0x3f
12037 };
12038
12039 /* POOL32AXF encoding of minor opcode field extension */
12040
12041 /*
12042 * 1. MIPS Architecture for Programmers Volume II-B:
12043 * The microMIPS32 Instruction Set (Revision 3.05)
12044 *
12045 * Table 6.5 POOL32Axf Encoding of Minor Opcode Extension Field
12046 *
12047 * 2. MIPS Architecture for Programmers VolumeIV-e:
12048 * The MIPS DSP Application-Specific Extension
12049 * to the microMIPS32 Architecture (Revision 2.34)
12050 *
12051 * Table 5.5 POOL32Axf Encoding of Minor Opcode Extension Field
12052 */
12053
12054 enum {
12055 /* bits 11..6 */
12056 TEQ = 0x00,
12057 TGE = 0x08,
12058 TGEU = 0x10,
12059 TLT = 0x20,
12060 TLTU = 0x28,
12061 TNE = 0x30,
12062
12063 MFC0 = 0x03,
12064 MTC0 = 0x0b,
12065
12066 /* begin of microMIPS32 DSP */
12067
12068 /* bits 13..12 for 0x01 */
12069 MFHI_ACC = 0x0,
12070 MFLO_ACC = 0x1,
12071 MTHI_ACC = 0x2,
12072 MTLO_ACC = 0x3,
12073
12074 /* bits 13..12 for 0x2a */
12075 MADD_ACC = 0x0,
12076 MADDU_ACC = 0x1,
12077 MSUB_ACC = 0x2,
12078 MSUBU_ACC = 0x3,
12079
12080 /* bits 13..12 for 0x32 */
12081 MULT_ACC = 0x0,
12082 MULTU_ACC = 0x1,
12083
12084 /* end of microMIPS32 DSP */
12085
12086 /* bits 15..12 for 0x2c */
12087 BITSWAP = 0x0,
12088 SEB = 0x2,
12089 SEH = 0x3,
12090 CLO = 0x4,
12091 CLZ = 0x5,
12092 RDHWR = 0x6,
12093 WSBH = 0x7,
12094 MULT = 0x8,
12095 MULTU = 0x9,
12096 DIV = 0xa,
12097 DIVU = 0xb,
12098 MADD = 0xc,
12099 MADDU = 0xd,
12100 MSUB = 0xe,
12101 MSUBU = 0xf,
12102
12103 /* bits 15..12 for 0x34 */
12104 MFC2 = 0x4,
12105 MTC2 = 0x5,
12106 MFHC2 = 0x8,
12107 MTHC2 = 0x9,
12108 CFC2 = 0xc,
12109 CTC2 = 0xd,
12110
12111 /* bits 15..12 for 0x3c */
12112 JALR = 0x0,
12113 JR = 0x0, /* alias */
12114 JALRC = 0x0,
12115 JRC = 0x0,
12116 JALR_HB = 0x1,
12117 JALRC_HB = 0x1,
12118 JALRS = 0x4,
12119 JALRS_HB = 0x5,
12120
12121 /* bits 15..12 for 0x05 */
12122 RDPGPR = 0xe,
12123 WRPGPR = 0xf,
12124
12125 /* bits 15..12 for 0x0d */
12126 TLBP = 0x0,
12127 TLBR = 0x1,
12128 TLBWI = 0x2,
12129 TLBWR = 0x3,
12130 TLBINV = 0x4,
12131 TLBINVF = 0x5,
12132 WAIT = 0x9,
12133 IRET = 0xd,
12134 DERET = 0xe,
12135 ERET = 0xf,
12136
12137 /* bits 15..12 for 0x15 */
12138 DMT = 0x0,
12139 DVPE = 0x1,
12140 EMT = 0x2,
12141 EVPE = 0x3,
12142
12143 /* bits 15..12 for 0x1d */
12144 DI = 0x4,
12145 EI = 0x5,
12146
12147 /* bits 15..12 for 0x2d */
12148 SYNC = 0x6,
12149 SYSCALL = 0x8,
12150 SDBBP = 0xd,
12151
12152 /* bits 15..12 for 0x35 */
12153 MFHI32 = 0x0,
12154 MFLO32 = 0x1,
12155 MTHI32 = 0x2,
12156 MTLO32 = 0x3,
12157 };
12158
12159 /* POOL32B encoding of minor opcode field (bits 15..12) */
12160
12161 enum {
12162 LWC2 = 0x0,
12163 LWP = 0x1,
12164 LDP = 0x4,
12165 LWM32 = 0x5,
12166 CACHE = 0x6,
12167 LDM = 0x7,
12168 SWC2 = 0x8,
12169 SWP = 0x9,
12170 SDP = 0xc,
12171 SWM32 = 0xd,
12172 SDM = 0xf
12173 };
12174
12175 /* POOL32C encoding of minor opcode field (bits 15..12) */
12176
12177 enum {
12178 LWL = 0x0,
12179 SWL = 0x8,
12180 LWR = 0x1,
12181 SWR = 0x9,
12182 PREF = 0x2,
12183 /* 0xa is reserved */
12184 LL = 0x3,
12185 SC = 0xb,
12186 LDL = 0x4,
12187 SDL = 0xc,
12188 LDR = 0x5,
12189 SDR = 0xd,
12190 /* 0x6 is reserved */
12191 LWU = 0xe,
12192 LLD = 0x7,
12193 SCD = 0xf
12194 };
12195
12196 /* POOL32F encoding of minor opcode field (bits 5..0) */
12197
12198 enum {
12199 /* These are the bit 7..6 values */
12200 ADD_FMT = 0x0,
12201
12202 SUB_FMT = 0x1,
12203
12204 MUL_FMT = 0x2,
12205
12206 DIV_FMT = 0x3,
12207
12208 /* These are the bit 8..6 values */
12209 MOVN_FMT = 0x0,
12210 RSQRT2_FMT = 0x0,
12211 MOVF_FMT = 0x0,
12212 RINT_FMT = 0x0,
12213 SELNEZ_FMT = 0x0,
12214
12215 MOVZ_FMT = 0x1,
12216 LWXC1 = 0x1,
12217 MOVT_FMT = 0x1,
12218 CLASS_FMT = 0x1,
12219 SELEQZ_FMT = 0x1,
12220
12221 PLL_PS = 0x2,
12222 SWXC1 = 0x2,
12223 SEL_FMT = 0x2,
12224
12225 PLU_PS = 0x3,
12226 LDXC1 = 0x3,
12227
12228 MOVN_FMT_04 = 0x4,
12229 PUL_PS = 0x4,
12230 SDXC1 = 0x4,
12231 RECIP2_FMT = 0x4,
12232
12233 MOVZ_FMT_05 = 0x05,
12234 PUU_PS = 0x5,
12235 LUXC1 = 0x5,
12236
12237 CVT_PS_S = 0x6,
12238 SUXC1 = 0x6,
12239 ADDR_PS = 0x6,
12240 PREFX = 0x6,
12241 MADDF_FMT = 0x6,
12242
12243 MULR_PS = 0x7,
12244 MSUBF_FMT = 0x7,
12245
12246 MADD_S = 0x01,
12247 MADD_D = 0x09,
12248 MADD_PS = 0x11,
12249 ALNV_PS = 0x19,
12250 MSUB_S = 0x21,
12251 MSUB_D = 0x29,
12252 MSUB_PS = 0x31,
12253
12254 NMADD_S = 0x02,
12255 NMADD_D = 0x0a,
12256 NMADD_PS = 0x12,
12257 NMSUB_S = 0x22,
12258 NMSUB_D = 0x2a,
12259 NMSUB_PS = 0x32,
12260
12261 MIN_FMT = 0x3,
12262 MAX_FMT = 0xb,
12263 MINA_FMT = 0x23,
12264 MAXA_FMT = 0x2b,
12265 POOL32FXF = 0x3b,
12266
12267 CABS_COND_FMT = 0x1c, /* MIPS3D */
12268 C_COND_FMT = 0x3c,
12269
12270 CMP_CONDN_S = 0x5,
12271 CMP_CONDN_D = 0x15
12272 };
12273
12274 /* POOL32Fxf encoding of minor opcode extension field */
12275
12276 enum {
12277 CVT_L = 0x04,
12278 RSQRT_FMT = 0x08,
12279 FLOOR_L = 0x0c,
12280 CVT_PW_PS = 0x1c,
12281 CVT_W = 0x24,
12282 SQRT_FMT = 0x28,
12283 FLOOR_W = 0x2c,
12284 CVT_PS_PW = 0x3c,
12285 CFC1 = 0x40,
12286 RECIP_FMT = 0x48,
12287 CEIL_L = 0x4c,
12288 CTC1 = 0x60,
12289 CEIL_W = 0x6c,
12290 MFC1 = 0x80,
12291 CVT_S_PL = 0x84,
12292 TRUNC_L = 0x8c,
12293 MTC1 = 0xa0,
12294 CVT_S_PU = 0xa4,
12295 TRUNC_W = 0xac,
12296 MFHC1 = 0xc0,
12297 ROUND_L = 0xcc,
12298 MTHC1 = 0xe0,
12299 ROUND_W = 0xec,
12300
12301 MOV_FMT = 0x01,
12302 MOVF = 0x05,
12303 ABS_FMT = 0x0d,
12304 RSQRT1_FMT = 0x1d,
12305 MOVT = 0x25,
12306 NEG_FMT = 0x2d,
12307 CVT_D = 0x4d,
12308 RECIP1_FMT = 0x5d,
12309 CVT_S = 0x6d
12310 };
12311
12312 /* POOL32I encoding of minor opcode field (bits 25..21) */
12313
12314 enum {
12315 BLTZ = 0x00,
12316 BLTZAL = 0x01,
12317 BGEZ = 0x02,
12318 BGEZAL = 0x03,
12319 BLEZ = 0x04,
12320 BNEZC = 0x05,
12321 BGTZ = 0x06,
12322 BEQZC = 0x07,
12323 TLTI = 0x08,
12324 BC1EQZC = 0x08,
12325 TGEI = 0x09,
12326 BC1NEZC = 0x09,
12327 TLTIU = 0x0a,
12328 BC2EQZC = 0x0a,
12329 TGEIU = 0x0b,
12330 BC2NEZC = 0x0a,
12331 TNEI = 0x0c,
12332 R6_SYNCI = 0x0c,
12333 LUI = 0x0d,
12334 TEQI = 0x0e,
12335 SYNCI = 0x10,
12336 BLTZALS = 0x11,
12337 BGEZALS = 0x13,
12338 BC2F = 0x14,
12339 BC2T = 0x15,
12340 BPOSGE64 = 0x1a,
12341 BPOSGE32 = 0x1b,
12342 /* These overlap and are distinguished by bit16 of the instruction */
12343 BC1F = 0x1c,
12344 BC1T = 0x1d,
12345 BC1ANY2F = 0x1c,
12346 BC1ANY2T = 0x1d,
12347 BC1ANY4F = 0x1e,
12348 BC1ANY4T = 0x1f
12349 };
12350
12351 /* POOL16A encoding of minor opcode field */
12352
12353 enum {
12354 ADDU16 = 0x0,
12355 SUBU16 = 0x1
12356 };
12357
12358 /* POOL16B encoding of minor opcode field */
12359
12360 enum {
12361 SLL16 = 0x0,
12362 SRL16 = 0x1
12363 };
12364
12365 /* POOL16C encoding of minor opcode field */
12366
12367 enum {
12368 NOT16 = 0x00,
12369 XOR16 = 0x04,
12370 AND16 = 0x08,
12371 OR16 = 0x0c,
12372 LWM16 = 0x10,
12373 SWM16 = 0x14,
12374 JR16 = 0x18,
12375 JRC16 = 0x1a,
12376 JALR16 = 0x1c,
12377 JALR16S = 0x1e,
12378 MFHI16 = 0x20,
12379 MFLO16 = 0x24,
12380 BREAK16 = 0x28,
12381 SDBBP16 = 0x2c,
12382 JRADDIUSP = 0x30
12383 };
12384
12385 /* R6 POOL16C encoding of minor opcode field (bits 0..5) */
12386
12387 enum {
12388 R6_NOT16 = 0x00,
12389 R6_AND16 = 0x01,
12390 R6_LWM16 = 0x02,
12391 R6_JRC16 = 0x03,
12392 MOVEP = 0x04,
12393 MOVEP_07 = 0x07,
12394 R6_XOR16 = 0x08,
12395 R6_OR16 = 0x09,
12396 R6_SWM16 = 0x0a,
12397 JALRC16 = 0x0b,
12398 MOVEP_0C = 0x0c,
12399 MOVEP_0F = 0x0f,
12400 JRCADDIUSP = 0x13,
12401 R6_BREAK16 = 0x1b,
12402 R6_SDBBP16 = 0x3b
12403 };
12404
12405 /* POOL16D encoding of minor opcode field */
12406
12407 enum {
12408 ADDIUS5 = 0x0,
12409 ADDIUSP = 0x1
12410 };
12411
12412 /* POOL16E encoding of minor opcode field */
12413
12414 enum {
12415 ADDIUR2 = 0x0,
12416 ADDIUR1SP = 0x1
12417 };
12418
12419 static int mmreg (int r)
12420 {
12421 static const int map[] = { 16, 17, 2, 3, 4, 5, 6, 7 };
12422
12423 return map[r];
12424 }
12425
12426 /* Used for 16-bit store instructions. */
12427 static int mmreg2 (int r)
12428 {
12429 static const int map[] = { 0, 17, 2, 3, 4, 5, 6, 7 };
12430
12431 return map[r];
12432 }
12433
12434 #define uMIPS_RD(op) ((op >> 7) & 0x7)
12435 #define uMIPS_RS(op) ((op >> 4) & 0x7)
12436 #define uMIPS_RS2(op) uMIPS_RS(op)
12437 #define uMIPS_RS1(op) ((op >> 1) & 0x7)
12438 #define uMIPS_RD5(op) ((op >> 5) & 0x1f)
12439 #define uMIPS_RS5(op) (op & 0x1f)
12440
12441 /* Signed immediate */
12442 #define SIMM(op, start, width) \
12443 ((int32_t)(((op >> start) & ((~0U) >> (32-width))) \
12444 << (32-width)) \
12445 >> (32-width))
12446 /* Zero-extended immediate */
12447 #define ZIMM(op, start, width) ((op >> start) & ((~0U) >> (32-width)))
12448
12449 static void gen_addiur1sp(DisasContext *ctx)
12450 {
12451 int rd = mmreg(uMIPS_RD(ctx->opcode));
12452
12453 gen_arith_imm(ctx, OPC_ADDIU, rd, 29, ((ctx->opcode >> 1) & 0x3f) << 2);
12454 }
12455
12456 static void gen_addiur2(DisasContext *ctx)
12457 {
12458 static const int decoded_imm[] = { 1, 4, 8, 12, 16, 20, 24, -1 };
12459 int rd = mmreg(uMIPS_RD(ctx->opcode));
12460 int rs = mmreg(uMIPS_RS(ctx->opcode));
12461
12462 gen_arith_imm(ctx, OPC_ADDIU, rd, rs, decoded_imm[ZIMM(ctx->opcode, 1, 3)]);
12463 }
12464
12465 static void gen_addiusp(DisasContext *ctx)
12466 {
12467 int encoded = ZIMM(ctx->opcode, 1, 9);
12468 int decoded;
12469
12470 if (encoded <= 1) {
12471 decoded = 256 + encoded;
12472 } else if (encoded <= 255) {
12473 decoded = encoded;
12474 } else if (encoded <= 509) {
12475 decoded = encoded - 512;
12476 } else {
12477 decoded = encoded - 768;
12478 }
12479
12480 gen_arith_imm(ctx, OPC_ADDIU, 29, 29, decoded << 2);
12481 }
12482
12483 static void gen_addius5(DisasContext *ctx)
12484 {
12485 int imm = SIMM(ctx->opcode, 1, 4);
12486 int rd = (ctx->opcode >> 5) & 0x1f;
12487
12488 gen_arith_imm(ctx, OPC_ADDIU, rd, rd, imm);
12489 }
12490
12491 static void gen_andi16(DisasContext *ctx)
12492 {
12493 static const int decoded_imm[] = { 128, 1, 2, 3, 4, 7, 8, 15, 16,
12494 31, 32, 63, 64, 255, 32768, 65535 };
12495 int rd = mmreg(uMIPS_RD(ctx->opcode));
12496 int rs = mmreg(uMIPS_RS(ctx->opcode));
12497 int encoded = ZIMM(ctx->opcode, 0, 4);
12498
12499 gen_logic_imm(ctx, OPC_ANDI, rd, rs, decoded_imm[encoded]);
12500 }
12501
12502 static void gen_ldst_multiple (DisasContext *ctx, uint32_t opc, int reglist,
12503 int base, int16_t offset)
12504 {
12505 TCGv t0, t1;
12506 TCGv_i32 t2;
12507
12508 if (ctx->hflags & MIPS_HFLAG_BMASK) {
12509 generate_exception_end(ctx, EXCP_RI);
12510 return;
12511 }
12512
12513 t0 = tcg_temp_new();
12514
12515 gen_base_offset_addr(ctx, t0, base, offset);
12516
12517 t1 = tcg_const_tl(reglist);
12518 t2 = tcg_const_i32(ctx->mem_idx);
12519
12520 save_cpu_state(ctx, 1);
12521 switch (opc) {
12522 case LWM32:
12523 gen_helper_lwm(cpu_env, t0, t1, t2);
12524 break;
12525 case SWM32:
12526 gen_helper_swm(cpu_env, t0, t1, t2);
12527 break;
12528 #ifdef TARGET_MIPS64
12529 case LDM:
12530 gen_helper_ldm(cpu_env, t0, t1, t2);
12531 break;
12532 case SDM:
12533 gen_helper_sdm(cpu_env, t0, t1, t2);
12534 break;
12535 #endif
12536 }
12537 tcg_temp_free(t0);
12538 tcg_temp_free(t1);
12539 tcg_temp_free_i32(t2);
12540 }
12541
12542
12543 static void gen_pool16c_insn(DisasContext *ctx)
12544 {
12545 int rd = mmreg((ctx->opcode >> 3) & 0x7);
12546 int rs = mmreg(ctx->opcode & 0x7);
12547
12548 switch (((ctx->opcode) >> 4) & 0x3f) {
12549 case NOT16 + 0:
12550 case NOT16 + 1:
12551 case NOT16 + 2:
12552 case NOT16 + 3:
12553 gen_logic(ctx, OPC_NOR, rd, rs, 0);
12554 break;
12555 case XOR16 + 0:
12556 case XOR16 + 1:
12557 case XOR16 + 2:
12558 case XOR16 + 3:
12559 gen_logic(ctx, OPC_XOR, rd, rd, rs);
12560 break;
12561 case AND16 + 0:
12562 case AND16 + 1:
12563 case AND16 + 2:
12564 case AND16 + 3:
12565 gen_logic(ctx, OPC_AND, rd, rd, rs);
12566 break;
12567 case OR16 + 0:
12568 case OR16 + 1:
12569 case OR16 + 2:
12570 case OR16 + 3:
12571 gen_logic(ctx, OPC_OR, rd, rd, rs);
12572 break;
12573 case LWM16 + 0:
12574 case LWM16 + 1:
12575 case LWM16 + 2:
12576 case LWM16 + 3:
12577 {
12578 static const int lwm_convert[] = { 0x11, 0x12, 0x13, 0x14 };
12579 int offset = ZIMM(ctx->opcode, 0, 4);
12580
12581 gen_ldst_multiple(ctx, LWM32, lwm_convert[(ctx->opcode >> 4) & 0x3],
12582 29, offset << 2);
12583 }
12584 break;
12585 case SWM16 + 0:
12586 case SWM16 + 1:
12587 case SWM16 + 2:
12588 case SWM16 + 3:
12589 {
12590 static const int swm_convert[] = { 0x11, 0x12, 0x13, 0x14 };
12591 int offset = ZIMM(ctx->opcode, 0, 4);
12592
12593 gen_ldst_multiple(ctx, SWM32, swm_convert[(ctx->opcode >> 4) & 0x3],
12594 29, offset << 2);
12595 }
12596 break;
12597 case JR16 + 0:
12598 case JR16 + 1:
12599 {
12600 int reg = ctx->opcode & 0x1f;
12601
12602 gen_compute_branch(ctx, OPC_JR, 2, reg, 0, 0, 4);
12603 }
12604 break;
12605 case JRC16 + 0:
12606 case JRC16 + 1:
12607 {
12608 int reg = ctx->opcode & 0x1f;
12609 gen_compute_branch(ctx, OPC_JR, 2, reg, 0, 0, 0);
12610 /* Let normal delay slot handling in our caller take us
12611 to the branch target. */
12612 }
12613 break;
12614 case JALR16 + 0:
12615 case JALR16 + 1:
12616 gen_compute_branch(ctx, OPC_JALR, 2, ctx->opcode & 0x1f, 31, 0, 4);
12617 ctx->hflags |= MIPS_HFLAG_BDS_STRICT;
12618 break;
12619 case JALR16S + 0:
12620 case JALR16S + 1:
12621 gen_compute_branch(ctx, OPC_JALR, 2, ctx->opcode & 0x1f, 31, 0, 2);
12622 ctx->hflags |= MIPS_HFLAG_BDS_STRICT;
12623 break;
12624 case MFHI16 + 0:
12625 case MFHI16 + 1:
12626 gen_HILO(ctx, OPC_MFHI, 0, uMIPS_RS5(ctx->opcode));
12627 break;
12628 case MFLO16 + 0:
12629 case MFLO16 + 1:
12630 gen_HILO(ctx, OPC_MFLO, 0, uMIPS_RS5(ctx->opcode));
12631 break;
12632 case BREAK16:
12633 generate_exception_end(ctx, EXCP_BREAK);
12634 break;
12635 case SDBBP16:
12636 if (is_uhi(extract32(ctx->opcode, 0, 4))) {
12637 gen_helper_do_semihosting(cpu_env);
12638 } else {
12639 /* XXX: not clear which exception should be raised
12640 * when in debug mode...
12641 */
12642 check_insn(ctx, ISA_MIPS32);
12643 generate_exception_end(ctx, EXCP_DBp);
12644 }
12645 break;
12646 case JRADDIUSP + 0:
12647 case JRADDIUSP + 1:
12648 {
12649 int imm = ZIMM(ctx->opcode, 0, 5);
12650 gen_compute_branch(ctx, OPC_JR, 2, 31, 0, 0, 0);
12651 gen_arith_imm(ctx, OPC_ADDIU, 29, 29, imm << 2);
12652 /* Let normal delay slot handling in our caller take us
12653 to the branch target. */
12654 }
12655 break;
12656 default:
12657 generate_exception_end(ctx, EXCP_RI);
12658 break;
12659 }
12660 }
12661
12662 static inline void gen_movep(DisasContext *ctx, int enc_dest, int enc_rt,
12663 int enc_rs)
12664 {
12665 int rd, rs, re, rt;
12666 static const int rd_enc[] = { 5, 5, 6, 4, 4, 4, 4, 4 };
12667 static const int re_enc[] = { 6, 7, 7, 21, 22, 5, 6, 7 };
12668 static const int rs_rt_enc[] = { 0, 17, 2, 3, 16, 18, 19, 20 };
12669 rd = rd_enc[enc_dest];
12670 re = re_enc[enc_dest];
12671 rs = rs_rt_enc[enc_rs];
12672 rt = rs_rt_enc[enc_rt];
12673 if (rs) {
12674 tcg_gen_mov_tl(cpu_gpr[rd], cpu_gpr[rs]);
12675 } else {
12676 tcg_gen_movi_tl(cpu_gpr[rd], 0);
12677 }
12678 if (rt) {
12679 tcg_gen_mov_tl(cpu_gpr[re], cpu_gpr[rt]);
12680 } else {
12681 tcg_gen_movi_tl(cpu_gpr[re], 0);
12682 }
12683 }
12684
12685 static void gen_pool16c_r6_insn(DisasContext *ctx)
12686 {
12687 int rt = mmreg((ctx->opcode >> 7) & 0x7);
12688 int rs = mmreg((ctx->opcode >> 4) & 0x7);
12689
12690 switch (ctx->opcode & 0xf) {
12691 case R6_NOT16:
12692 gen_logic(ctx, OPC_NOR, rt, rs, 0);
12693 break;
12694 case R6_AND16:
12695 gen_logic(ctx, OPC_AND, rt, rt, rs);
12696 break;
12697 case R6_LWM16:
12698 {
12699 int lwm_converted = 0x11 + extract32(ctx->opcode, 8, 2);
12700 int offset = extract32(ctx->opcode, 4, 4);
12701 gen_ldst_multiple(ctx, LWM32, lwm_converted, 29, offset << 2);
12702 }
12703 break;
12704 case R6_JRC16: /* JRCADDIUSP */
12705 if ((ctx->opcode >> 4) & 1) {
12706 /* JRCADDIUSP */
12707 int imm = extract32(ctx->opcode, 5, 5);
12708 gen_compute_branch(ctx, OPC_JR, 2, 31, 0, 0, 0);
12709 gen_arith_imm(ctx, OPC_ADDIU, 29, 29, imm << 2);
12710 } else {
12711 /* JRC16 */
12712 int rs = extract32(ctx->opcode, 5, 5);
12713 gen_compute_branch(ctx, OPC_JR, 2, rs, 0, 0, 0);
12714 }
12715 break;
12716 case MOVEP ... MOVEP_07:
12717 case MOVEP_0C ... MOVEP_0F:
12718 {
12719 int enc_dest = uMIPS_RD(ctx->opcode);
12720 int enc_rt = uMIPS_RS2(ctx->opcode);
12721 int enc_rs = (ctx->opcode & 3) | ((ctx->opcode >> 1) & 4);
12722 gen_movep(ctx, enc_dest, enc_rt, enc_rs);
12723 }
12724 break;
12725 case R6_XOR16:
12726 gen_logic(ctx, OPC_XOR, rt, rt, rs);
12727 break;
12728 case R6_OR16:
12729 gen_logic(ctx, OPC_OR, rt, rt, rs);
12730 break;
12731 case R6_SWM16:
12732 {
12733 int swm_converted = 0x11 + extract32(ctx->opcode, 8, 2);
12734 int offset = extract32(ctx->opcode, 4, 4);
12735 gen_ldst_multiple(ctx, SWM32, swm_converted, 29, offset << 2);
12736 }
12737 break;
12738 case JALRC16: /* BREAK16, SDBBP16 */
12739 switch (ctx->opcode & 0x3f) {
12740 case JALRC16:
12741 case JALRC16 + 0x20:
12742 /* JALRC16 */
12743 gen_compute_branch(ctx, OPC_JALR, 2, (ctx->opcode >> 5) & 0x1f,
12744 31, 0, 0);
12745 break;
12746 case R6_BREAK16:
12747 /* BREAK16 */
12748 generate_exception(ctx, EXCP_BREAK);
12749 break;
12750 case R6_SDBBP16:
12751 /* SDBBP16 */
12752 if (is_uhi(extract32(ctx->opcode, 6, 4))) {
12753 gen_helper_do_semihosting(cpu_env);
12754 } else {
12755 if (ctx->hflags & MIPS_HFLAG_SBRI) {
12756 generate_exception(ctx, EXCP_RI);
12757 } else {
12758 generate_exception(ctx, EXCP_DBp);
12759 }
12760 }
12761 break;
12762 }
12763 break;
12764 default:
12765 generate_exception(ctx, EXCP_RI);
12766 break;
12767 }
12768 }
12769
12770 static void gen_ldxs (DisasContext *ctx, int base, int index, int rd)
12771 {
12772 TCGv t0 = tcg_temp_new();
12773 TCGv t1 = tcg_temp_new();
12774
12775 gen_load_gpr(t0, base);
12776
12777 if (index != 0) {
12778 gen_load_gpr(t1, index);
12779 tcg_gen_shli_tl(t1, t1, 2);
12780 gen_op_addr_add(ctx, t0, t1, t0);
12781 }
12782
12783 tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx, MO_TESL);
12784 gen_store_gpr(t1, rd);
12785
12786 tcg_temp_free(t0);
12787 tcg_temp_free(t1);
12788 }
12789
12790 static void gen_ldst_pair (DisasContext *ctx, uint32_t opc, int rd,
12791 int base, int16_t offset)
12792 {
12793 TCGv t0, t1;
12794
12795 if (ctx->hflags & MIPS_HFLAG_BMASK || rd == 31) {
12796 generate_exception_end(ctx, EXCP_RI);
12797 return;
12798 }
12799
12800 t0 = tcg_temp_new();
12801 t1 = tcg_temp_new();
12802
12803 gen_base_offset_addr(ctx, t0, base, offset);
12804
12805 switch (opc) {
12806 case LWP:
12807 if (rd == base) {
12808 generate_exception_end(ctx, EXCP_RI);
12809 return;
12810 }
12811 tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx, MO_TESL);
12812 gen_store_gpr(t1, rd);
12813 tcg_gen_movi_tl(t1, 4);
12814 gen_op_addr_add(ctx, t0, t0, t1);
12815 tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx, MO_TESL);
12816 gen_store_gpr(t1, rd+1);
12817 break;
12818 case SWP:
12819 gen_load_gpr(t1, rd);
12820 tcg_gen_qemu_st_tl(t1, t0, ctx->mem_idx, MO_TEUL);
12821 tcg_gen_movi_tl(t1, 4);
12822 gen_op_addr_add(ctx, t0, t0, t1);
12823 gen_load_gpr(t1, rd+1);
12824 tcg_gen_qemu_st_tl(t1, t0, ctx->mem_idx, MO_TEUL);
12825 break;
12826 #ifdef TARGET_MIPS64
12827 case LDP:
12828 if (rd == base) {
12829 generate_exception_end(ctx, EXCP_RI);
12830 return;
12831 }
12832 tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx, MO_TEQ);
12833 gen_store_gpr(t1, rd);
12834 tcg_gen_movi_tl(t1, 8);
12835 gen_op_addr_add(ctx, t0, t0, t1);
12836 tcg_gen_qemu_ld_tl(t1, t0, ctx->mem_idx, MO_TEQ);
12837 gen_store_gpr(t1, rd+1);
12838 break;
12839 case SDP:
12840 gen_load_gpr(t1, rd);
12841 tcg_gen_qemu_st_tl(t1, t0, ctx->mem_idx, MO_TEQ);
12842 tcg_gen_movi_tl(t1, 8);
12843 gen_op_addr_add(ctx, t0, t0, t1);
12844 gen_load_gpr(t1, rd+1);
12845 tcg_gen_qemu_st_tl(t1, t0, ctx->mem_idx, MO_TEQ);
12846 break;
12847 #endif
12848 }
12849 tcg_temp_free(t0);
12850 tcg_temp_free(t1);
12851 }
12852
12853 static void gen_pool32axf (CPUMIPSState *env, DisasContext *ctx, int rt, int rs)
12854 {
12855 int extension = (ctx->opcode >> 6) & 0x3f;
12856 int minor = (ctx->opcode >> 12) & 0xf;
12857 uint32_t mips32_op;
12858
12859 switch (extension) {
12860 case TEQ:
12861 mips32_op = OPC_TEQ;
12862 goto do_trap;
12863 case TGE:
12864 mips32_op = OPC_TGE;
12865 goto do_trap;
12866 case TGEU:
12867 mips32_op = OPC_TGEU;
12868 goto do_trap;
12869 case TLT:
12870 mips32_op = OPC_TLT;
12871 goto do_trap;
12872 case TLTU:
12873 mips32_op = OPC_TLTU;
12874 goto do_trap;
12875 case TNE:
12876 mips32_op = OPC_TNE;
12877 do_trap:
12878 gen_trap(ctx, mips32_op, rs, rt, -1);
12879 break;
12880 #ifndef CONFIG_USER_ONLY
12881 case MFC0:
12882 case MFC0 + 32:
12883 check_cp0_enabled(ctx);
12884 if (rt == 0) {
12885 /* Treat as NOP. */
12886 break;
12887 }
12888 gen_mfc0(ctx, cpu_gpr[rt], rs, (ctx->opcode >> 11) & 0x7);
12889 break;
12890 case MTC0:
12891 case MTC0 + 32:
12892 check_cp0_enabled(ctx);
12893 {
12894 TCGv t0 = tcg_temp_new();
12895
12896 gen_load_gpr(t0, rt);
12897 gen_mtc0(ctx, t0, rs, (ctx->opcode >> 11) & 0x7);
12898 tcg_temp_free(t0);
12899 }
12900 break;
12901 #endif
12902 case 0x2a:
12903 switch (minor & 3) {
12904 case MADD_ACC:
12905 gen_muldiv(ctx, OPC_MADD, (ctx->opcode >> 14) & 3, rs, rt);
12906 break;
12907 case MADDU_ACC:
12908 gen_muldiv(ctx, OPC_MADDU, (ctx->opcode >> 14) & 3, rs, rt);
12909 break;
12910 case MSUB_ACC:
12911 gen_muldiv(ctx, OPC_MSUB, (ctx->opcode >> 14) & 3, rs, rt);
12912 break;
12913 case MSUBU_ACC:
12914 gen_muldiv(ctx, OPC_MSUBU, (ctx->opcode >> 14) & 3, rs, rt);
12915 break;
12916 default:
12917 goto pool32axf_invalid;
12918 }
12919 break;
12920 case 0x32:
12921 switch (minor & 3) {
12922 case MULT_ACC:
12923 gen_muldiv(ctx, OPC_MULT, (ctx->opcode >> 14) & 3, rs, rt);
12924 break;
12925 case MULTU_ACC:
12926 gen_muldiv(ctx, OPC_MULTU, (ctx->opcode >> 14) & 3, rs, rt);
12927 break;
12928 default:
12929 goto pool32axf_invalid;
12930 }
12931 break;
12932 case 0x2c:
12933 switch (minor) {
12934 case BITSWAP:
12935 check_insn(ctx, ISA_MIPS32R6);
12936 gen_bitswap(ctx, OPC_BITSWAP, rs, rt);
12937 break;
12938 case SEB:
12939 gen_bshfl(ctx, OPC_SEB, rs, rt);
12940 break;
12941 case SEH:
12942 gen_bshfl(ctx, OPC_SEH, rs, rt);
12943 break;
12944 case CLO:
12945 mips32_op = OPC_CLO;
12946 goto do_cl;
12947 case CLZ:
12948 mips32_op = OPC_CLZ;
12949 do_cl:
12950 check_insn(ctx, ISA_MIPS32);
12951 gen_cl(ctx, mips32_op, rt, rs);
12952 break;
12953 case RDHWR:
12954 check_insn_opc_removed(ctx, ISA_MIPS32R6);
12955 gen_rdhwr(ctx, rt, rs, 0);
12956 break;
12957 case WSBH:
12958 gen_bshfl(ctx, OPC_WSBH, rs, rt);
12959 break;
12960 case MULT:
12961 check_insn_opc_removed(ctx, ISA_MIPS32R6);
12962 mips32_op = OPC_MULT;
12963 goto do_mul;
12964 case MULTU:
12965 check_insn_opc_removed(ctx, ISA_MIPS32R6);
12966 mips32_op = OPC_MULTU;
12967 goto do_mul;
12968 case DIV:
12969 check_insn_opc_removed(ctx, ISA_MIPS32R6);
12970 mips32_op = OPC_DIV;
12971 goto do_div;
12972 case DIVU:
12973 check_insn_opc_removed(ctx, ISA_MIPS32R6);
12974 mips32_op = OPC_DIVU;
12975 goto do_div;
12976 do_div:
12977 check_insn(ctx, ISA_MIPS32);
12978 gen_muldiv(ctx, mips32_op, 0, rs, rt);
12979 break;
12980 case MADD:
12981 check_insn_opc_removed(ctx, ISA_MIPS32R6);
12982 mips32_op = OPC_MADD;
12983 goto do_mul;
12984 case MADDU:
12985 check_insn_opc_removed(ctx, ISA_MIPS32R6);
12986 mips32_op = OPC_MADDU;
12987 goto do_mul;
12988 case MSUB:
12989 check_insn_opc_removed(ctx, ISA_MIPS32R6);
12990 mips32_op = OPC_MSUB;
12991 goto do_mul;
12992 case MSUBU:
12993 check_insn_opc_removed(ctx, ISA_MIPS32R6);
12994 mips32_op = OPC_MSUBU;
12995 do_mul:
12996 check_insn(ctx, ISA_MIPS32);
12997 gen_muldiv(ctx, mips32_op, 0, rs, rt);
12998 break;
12999 default:
13000 goto pool32axf_invalid;
13001 }
13002 break;
13003 case 0x34:
13004 switch (minor) {
13005 case MFC2:
13006 case MTC2:
13007 case MFHC2:
13008 case MTHC2:
13009 case CFC2:
13010 case CTC2:
13011 generate_exception_err(ctx, EXCP_CpU, 2);
13012 break;
13013 default:
13014 goto pool32axf_invalid;
13015 }
13016 break;
13017 case 0x3c:
13018 switch (minor) {
13019 case JALR: /* JALRC */
13020 case JALR_HB: /* JALRC_HB */
13021 if (ctx->insn_flags & ISA_MIPS32R6) {
13022 /* JALRC, JALRC_HB */
13023 gen_compute_branch(ctx, OPC_JALR, 4, rs, rt, 0, 0);
13024 } else {
13025 /* JALR, JALR_HB */
13026 gen_compute_branch(ctx, OPC_JALR, 4, rs, rt, 0, 4);
13027 ctx->hflags |= MIPS_HFLAG_BDS_STRICT;
13028 }
13029 break;
13030 case JALRS:
13031 case JALRS_HB:
13032 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13033 gen_compute_branch(ctx, OPC_JALR, 4, rs, rt, 0, 2);
13034 ctx->hflags |= MIPS_HFLAG_BDS_STRICT;
13035 break;
13036 default:
13037 goto pool32axf_invalid;
13038 }
13039 break;
13040 case 0x05:
13041 switch (minor) {
13042 case RDPGPR:
13043 check_cp0_enabled(ctx);
13044 check_insn(ctx, ISA_MIPS32R2);
13045 gen_load_srsgpr(rs, rt);
13046 break;
13047 case WRPGPR:
13048 check_cp0_enabled(ctx);
13049 check_insn(ctx, ISA_MIPS32R2);
13050 gen_store_srsgpr(rs, rt);
13051 break;
13052 default:
13053 goto pool32axf_invalid;
13054 }
13055 break;
13056 #ifndef CONFIG_USER_ONLY
13057 case 0x0d:
13058 switch (minor) {
13059 case TLBP:
13060 mips32_op = OPC_TLBP;
13061 goto do_cp0;
13062 case TLBR:
13063 mips32_op = OPC_TLBR;
13064 goto do_cp0;
13065 case TLBWI:
13066 mips32_op = OPC_TLBWI;
13067 goto do_cp0;
13068 case TLBWR:
13069 mips32_op = OPC_TLBWR;
13070 goto do_cp0;
13071 case TLBINV:
13072 mips32_op = OPC_TLBINV;
13073 goto do_cp0;
13074 case TLBINVF:
13075 mips32_op = OPC_TLBINVF;
13076 goto do_cp0;
13077 case WAIT:
13078 mips32_op = OPC_WAIT;
13079 goto do_cp0;
13080 case DERET:
13081 mips32_op = OPC_DERET;
13082 goto do_cp0;
13083 case ERET:
13084 mips32_op = OPC_ERET;
13085 do_cp0:
13086 gen_cp0(env, ctx, mips32_op, rt, rs);
13087 break;
13088 default:
13089 goto pool32axf_invalid;
13090 }
13091 break;
13092 case 0x1d:
13093 switch (minor) {
13094 case DI:
13095 check_cp0_enabled(ctx);
13096 {
13097 TCGv t0 = tcg_temp_new();
13098
13099 save_cpu_state(ctx, 1);
13100 gen_helper_di(t0, cpu_env);
13101 gen_store_gpr(t0, rs);
13102 /* Stop translation as we may have switched the execution mode */
13103 ctx->bstate = BS_STOP;
13104 tcg_temp_free(t0);
13105 }
13106 break;
13107 case EI:
13108 check_cp0_enabled(ctx);
13109 {
13110 TCGv t0 = tcg_temp_new();
13111
13112 save_cpu_state(ctx, 1);
13113 gen_helper_ei(t0, cpu_env);
13114 gen_store_gpr(t0, rs);
13115 /* Stop translation as we may have switched the execution mode */
13116 ctx->bstate = BS_STOP;
13117 tcg_temp_free(t0);
13118 }
13119 break;
13120 default:
13121 goto pool32axf_invalid;
13122 }
13123 break;
13124 #endif
13125 case 0x2d:
13126 switch (minor) {
13127 case SYNC:
13128 /* NOP */
13129 break;
13130 case SYSCALL:
13131 generate_exception_end(ctx, EXCP_SYSCALL);
13132 break;
13133 case SDBBP:
13134 if (is_uhi(extract32(ctx->opcode, 16, 10))) {
13135 gen_helper_do_semihosting(cpu_env);
13136 } else {
13137 check_insn(ctx, ISA_MIPS32);
13138 if (ctx->hflags & MIPS_HFLAG_SBRI) {
13139 generate_exception_end(ctx, EXCP_RI);
13140 } else {
13141 generate_exception_end(ctx, EXCP_DBp);
13142 }
13143 }
13144 break;
13145 default:
13146 goto pool32axf_invalid;
13147 }
13148 break;
13149 case 0x01:
13150 switch (minor & 3) {
13151 case MFHI_ACC:
13152 gen_HILO(ctx, OPC_MFHI, minor >> 2, rs);
13153 break;
13154 case MFLO_ACC:
13155 gen_HILO(ctx, OPC_MFLO, minor >> 2, rs);
13156 break;
13157 case MTHI_ACC:
13158 gen_HILO(ctx, OPC_MTHI, minor >> 2, rs);
13159 break;
13160 case MTLO_ACC:
13161 gen_HILO(ctx, OPC_MTLO, minor >> 2, rs);
13162 break;
13163 default:
13164 goto pool32axf_invalid;
13165 }
13166 break;
13167 case 0x35:
13168 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13169 switch (minor) {
13170 case MFHI32:
13171 gen_HILO(ctx, OPC_MFHI, 0, rs);
13172 break;
13173 case MFLO32:
13174 gen_HILO(ctx, OPC_MFLO, 0, rs);
13175 break;
13176 case MTHI32:
13177 gen_HILO(ctx, OPC_MTHI, 0, rs);
13178 break;
13179 case MTLO32:
13180 gen_HILO(ctx, OPC_MTLO, 0, rs);
13181 break;
13182 default:
13183 goto pool32axf_invalid;
13184 }
13185 break;
13186 default:
13187 pool32axf_invalid:
13188 MIPS_INVAL("pool32axf");
13189 generate_exception_end(ctx, EXCP_RI);
13190 break;
13191 }
13192 }
13193
13194 /* Values for microMIPS fmt field. Variable-width, depending on which
13195 formats the instruction supports. */
13196
13197 enum {
13198 FMT_SD_S = 0,
13199 FMT_SD_D = 1,
13200
13201 FMT_SDPS_S = 0,
13202 FMT_SDPS_D = 1,
13203 FMT_SDPS_PS = 2,
13204
13205 FMT_SWL_S = 0,
13206 FMT_SWL_W = 1,
13207 FMT_SWL_L = 2,
13208
13209 FMT_DWL_D = 0,
13210 FMT_DWL_W = 1,
13211 FMT_DWL_L = 2
13212 };
13213
13214 static void gen_pool32fxf(DisasContext *ctx, int rt, int rs)
13215 {
13216 int extension = (ctx->opcode >> 6) & 0x3ff;
13217 uint32_t mips32_op;
13218
13219 #define FLOAT_1BIT_FMT(opc, fmt) (fmt << 8) | opc
13220 #define FLOAT_2BIT_FMT(opc, fmt) (fmt << 7) | opc
13221 #define COND_FLOAT_MOV(opc, cond) (cond << 7) | opc
13222
13223 switch (extension) {
13224 case FLOAT_1BIT_FMT(CFC1, 0):
13225 mips32_op = OPC_CFC1;
13226 goto do_cp1;
13227 case FLOAT_1BIT_FMT(CTC1, 0):
13228 mips32_op = OPC_CTC1;
13229 goto do_cp1;
13230 case FLOAT_1BIT_FMT(MFC1, 0):
13231 mips32_op = OPC_MFC1;
13232 goto do_cp1;
13233 case FLOAT_1BIT_FMT(MTC1, 0):
13234 mips32_op = OPC_MTC1;
13235 goto do_cp1;
13236 case FLOAT_1BIT_FMT(MFHC1, 0):
13237 mips32_op = OPC_MFHC1;
13238 goto do_cp1;
13239 case FLOAT_1BIT_FMT(MTHC1, 0):
13240 mips32_op = OPC_MTHC1;
13241 do_cp1:
13242 gen_cp1(ctx, mips32_op, rt, rs);
13243 break;
13244
13245 /* Reciprocal square root */
13246 case FLOAT_1BIT_FMT(RSQRT_FMT, FMT_SD_S):
13247 mips32_op = OPC_RSQRT_S;
13248 goto do_unaryfp;
13249 case FLOAT_1BIT_FMT(RSQRT_FMT, FMT_SD_D):
13250 mips32_op = OPC_RSQRT_D;
13251 goto do_unaryfp;
13252
13253 /* Square root */
13254 case FLOAT_1BIT_FMT(SQRT_FMT, FMT_SD_S):
13255 mips32_op = OPC_SQRT_S;
13256 goto do_unaryfp;
13257 case FLOAT_1BIT_FMT(SQRT_FMT, FMT_SD_D):
13258 mips32_op = OPC_SQRT_D;
13259 goto do_unaryfp;
13260
13261 /* Reciprocal */
13262 case FLOAT_1BIT_FMT(RECIP_FMT, FMT_SD_S):
13263 mips32_op = OPC_RECIP_S;
13264 goto do_unaryfp;
13265 case FLOAT_1BIT_FMT(RECIP_FMT, FMT_SD_D):
13266 mips32_op = OPC_RECIP_D;
13267 goto do_unaryfp;
13268
13269 /* Floor */
13270 case FLOAT_1BIT_FMT(FLOOR_L, FMT_SD_S):
13271 mips32_op = OPC_FLOOR_L_S;
13272 goto do_unaryfp;
13273 case FLOAT_1BIT_FMT(FLOOR_L, FMT_SD_D):
13274 mips32_op = OPC_FLOOR_L_D;
13275 goto do_unaryfp;
13276 case FLOAT_1BIT_FMT(FLOOR_W, FMT_SD_S):
13277 mips32_op = OPC_FLOOR_W_S;
13278 goto do_unaryfp;
13279 case FLOAT_1BIT_FMT(FLOOR_W, FMT_SD_D):
13280 mips32_op = OPC_FLOOR_W_D;
13281 goto do_unaryfp;
13282
13283 /* Ceiling */
13284 case FLOAT_1BIT_FMT(CEIL_L, FMT_SD_S):
13285 mips32_op = OPC_CEIL_L_S;
13286 goto do_unaryfp;
13287 case FLOAT_1BIT_FMT(CEIL_L, FMT_SD_D):
13288 mips32_op = OPC_CEIL_L_D;
13289 goto do_unaryfp;
13290 case FLOAT_1BIT_FMT(CEIL_W, FMT_SD_S):
13291 mips32_op = OPC_CEIL_W_S;
13292 goto do_unaryfp;
13293 case FLOAT_1BIT_FMT(CEIL_W, FMT_SD_D):
13294 mips32_op = OPC_CEIL_W_D;
13295 goto do_unaryfp;
13296
13297 /* Truncation */
13298 case FLOAT_1BIT_FMT(TRUNC_L, FMT_SD_S):
13299 mips32_op = OPC_TRUNC_L_S;
13300 goto do_unaryfp;
13301 case FLOAT_1BIT_FMT(TRUNC_L, FMT_SD_D):
13302 mips32_op = OPC_TRUNC_L_D;
13303 goto do_unaryfp;
13304 case FLOAT_1BIT_FMT(TRUNC_W, FMT_SD_S):
13305 mips32_op = OPC_TRUNC_W_S;
13306 goto do_unaryfp;
13307 case FLOAT_1BIT_FMT(TRUNC_W, FMT_SD_D):
13308 mips32_op = OPC_TRUNC_W_D;
13309 goto do_unaryfp;
13310
13311 /* Round */
13312 case FLOAT_1BIT_FMT(ROUND_L, FMT_SD_S):
13313 mips32_op = OPC_ROUND_L_S;
13314 goto do_unaryfp;
13315 case FLOAT_1BIT_FMT(ROUND_L, FMT_SD_D):
13316 mips32_op = OPC_ROUND_L_D;
13317 goto do_unaryfp;
13318 case FLOAT_1BIT_FMT(ROUND_W, FMT_SD_S):
13319 mips32_op = OPC_ROUND_W_S;
13320 goto do_unaryfp;
13321 case FLOAT_1BIT_FMT(ROUND_W, FMT_SD_D):
13322 mips32_op = OPC_ROUND_W_D;
13323 goto do_unaryfp;
13324
13325 /* Integer to floating-point conversion */
13326 case FLOAT_1BIT_FMT(CVT_L, FMT_SD_S):
13327 mips32_op = OPC_CVT_L_S;
13328 goto do_unaryfp;
13329 case FLOAT_1BIT_FMT(CVT_L, FMT_SD_D):
13330 mips32_op = OPC_CVT_L_D;
13331 goto do_unaryfp;
13332 case FLOAT_1BIT_FMT(CVT_W, FMT_SD_S):
13333 mips32_op = OPC_CVT_W_S;
13334 goto do_unaryfp;
13335 case FLOAT_1BIT_FMT(CVT_W, FMT_SD_D):
13336 mips32_op = OPC_CVT_W_D;
13337 goto do_unaryfp;
13338
13339 /* Paired-foo conversions */
13340 case FLOAT_1BIT_FMT(CVT_S_PL, 0):
13341 mips32_op = OPC_CVT_S_PL;
13342 goto do_unaryfp;
13343 case FLOAT_1BIT_FMT(CVT_S_PU, 0):
13344 mips32_op = OPC_CVT_S_PU;
13345 goto do_unaryfp;
13346 case FLOAT_1BIT_FMT(CVT_PW_PS, 0):
13347 mips32_op = OPC_CVT_PW_PS;
13348 goto do_unaryfp;
13349 case FLOAT_1BIT_FMT(CVT_PS_PW, 0):
13350 mips32_op = OPC_CVT_PS_PW;
13351 goto do_unaryfp;
13352
13353 /* Floating-point moves */
13354 case FLOAT_2BIT_FMT(MOV_FMT, FMT_SDPS_S):
13355 mips32_op = OPC_MOV_S;
13356 goto do_unaryfp;
13357 case FLOAT_2BIT_FMT(MOV_FMT, FMT_SDPS_D):
13358 mips32_op = OPC_MOV_D;
13359 goto do_unaryfp;
13360 case FLOAT_2BIT_FMT(MOV_FMT, FMT_SDPS_PS):
13361 mips32_op = OPC_MOV_PS;
13362 goto do_unaryfp;
13363
13364 /* Absolute value */
13365 case FLOAT_2BIT_FMT(ABS_FMT, FMT_SDPS_S):
13366 mips32_op = OPC_ABS_S;
13367 goto do_unaryfp;
13368 case FLOAT_2BIT_FMT(ABS_FMT, FMT_SDPS_D):
13369 mips32_op = OPC_ABS_D;
13370 goto do_unaryfp;
13371 case FLOAT_2BIT_FMT(ABS_FMT, FMT_SDPS_PS):
13372 mips32_op = OPC_ABS_PS;
13373 goto do_unaryfp;
13374
13375 /* Negation */
13376 case FLOAT_2BIT_FMT(NEG_FMT, FMT_SDPS_S):
13377 mips32_op = OPC_NEG_S;
13378 goto do_unaryfp;
13379 case FLOAT_2BIT_FMT(NEG_FMT, FMT_SDPS_D):
13380 mips32_op = OPC_NEG_D;
13381 goto do_unaryfp;
13382 case FLOAT_2BIT_FMT(NEG_FMT, FMT_SDPS_PS):
13383 mips32_op = OPC_NEG_PS;
13384 goto do_unaryfp;
13385
13386 /* Reciprocal square root step */
13387 case FLOAT_2BIT_FMT(RSQRT1_FMT, FMT_SDPS_S):
13388 mips32_op = OPC_RSQRT1_S;
13389 goto do_unaryfp;
13390 case FLOAT_2BIT_FMT(RSQRT1_FMT, FMT_SDPS_D):
13391 mips32_op = OPC_RSQRT1_D;
13392 goto do_unaryfp;
13393 case FLOAT_2BIT_FMT(RSQRT1_FMT, FMT_SDPS_PS):
13394 mips32_op = OPC_RSQRT1_PS;
13395 goto do_unaryfp;
13396
13397 /* Reciprocal step */
13398 case FLOAT_2BIT_FMT(RECIP1_FMT, FMT_SDPS_S):
13399 mips32_op = OPC_RECIP1_S;
13400 goto do_unaryfp;
13401 case FLOAT_2BIT_FMT(RECIP1_FMT, FMT_SDPS_D):
13402 mips32_op = OPC_RECIP1_S;
13403 goto do_unaryfp;
13404 case FLOAT_2BIT_FMT(RECIP1_FMT, FMT_SDPS_PS):
13405 mips32_op = OPC_RECIP1_PS;
13406 goto do_unaryfp;
13407
13408 /* Conversions from double */
13409 case FLOAT_2BIT_FMT(CVT_D, FMT_SWL_S):
13410 mips32_op = OPC_CVT_D_S;
13411 goto do_unaryfp;
13412 case FLOAT_2BIT_FMT(CVT_D, FMT_SWL_W):
13413 mips32_op = OPC_CVT_D_W;
13414 goto do_unaryfp;
13415 case FLOAT_2BIT_FMT(CVT_D, FMT_SWL_L):
13416 mips32_op = OPC_CVT_D_L;
13417 goto do_unaryfp;
13418
13419 /* Conversions from single */
13420 case FLOAT_2BIT_FMT(CVT_S, FMT_DWL_D):
13421 mips32_op = OPC_CVT_S_D;
13422 goto do_unaryfp;
13423 case FLOAT_2BIT_FMT(CVT_S, FMT_DWL_W):
13424 mips32_op = OPC_CVT_S_W;
13425 goto do_unaryfp;
13426 case FLOAT_2BIT_FMT(CVT_S, FMT_DWL_L):
13427 mips32_op = OPC_CVT_S_L;
13428 do_unaryfp:
13429 gen_farith(ctx, mips32_op, -1, rs, rt, 0);
13430 break;
13431
13432 /* Conditional moves on floating-point codes */
13433 case COND_FLOAT_MOV(MOVT, 0):
13434 case COND_FLOAT_MOV(MOVT, 1):
13435 case COND_FLOAT_MOV(MOVT, 2):
13436 case COND_FLOAT_MOV(MOVT, 3):
13437 case COND_FLOAT_MOV(MOVT, 4):
13438 case COND_FLOAT_MOV(MOVT, 5):
13439 case COND_FLOAT_MOV(MOVT, 6):
13440 case COND_FLOAT_MOV(MOVT, 7):
13441 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13442 gen_movci(ctx, rt, rs, (ctx->opcode >> 13) & 0x7, 1);
13443 break;
13444 case COND_FLOAT_MOV(MOVF, 0):
13445 case COND_FLOAT_MOV(MOVF, 1):
13446 case COND_FLOAT_MOV(MOVF, 2):
13447 case COND_FLOAT_MOV(MOVF, 3):
13448 case COND_FLOAT_MOV(MOVF, 4):
13449 case COND_FLOAT_MOV(MOVF, 5):
13450 case COND_FLOAT_MOV(MOVF, 6):
13451 case COND_FLOAT_MOV(MOVF, 7):
13452 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13453 gen_movci(ctx, rt, rs, (ctx->opcode >> 13) & 0x7, 0);
13454 break;
13455 default:
13456 MIPS_INVAL("pool32fxf");
13457 generate_exception_end(ctx, EXCP_RI);
13458 break;
13459 }
13460 }
13461
13462 static void decode_micromips32_opc(CPUMIPSState *env, DisasContext *ctx)
13463 {
13464 int32_t offset;
13465 uint16_t insn;
13466 int rt, rs, rd, rr;
13467 int16_t imm;
13468 uint32_t op, minor, mips32_op;
13469 uint32_t cond, fmt, cc;
13470
13471 insn = cpu_lduw_code(env, ctx->pc + 2);
13472 ctx->opcode = (ctx->opcode << 16) | insn;
13473
13474 rt = (ctx->opcode >> 21) & 0x1f;
13475 rs = (ctx->opcode >> 16) & 0x1f;
13476 rd = (ctx->opcode >> 11) & 0x1f;
13477 rr = (ctx->opcode >> 6) & 0x1f;
13478 imm = (int16_t) ctx->opcode;
13479
13480 op = (ctx->opcode >> 26) & 0x3f;
13481 switch (op) {
13482 case POOL32A:
13483 minor = ctx->opcode & 0x3f;
13484 switch (minor) {
13485 case 0x00:
13486 minor = (ctx->opcode >> 6) & 0xf;
13487 switch (minor) {
13488 case SLL32:
13489 mips32_op = OPC_SLL;
13490 goto do_shifti;
13491 case SRA:
13492 mips32_op = OPC_SRA;
13493 goto do_shifti;
13494 case SRL32:
13495 mips32_op = OPC_SRL;
13496 goto do_shifti;
13497 case ROTR:
13498 mips32_op = OPC_ROTR;
13499 do_shifti:
13500 gen_shift_imm(ctx, mips32_op, rt, rs, rd);
13501 break;
13502 case SELEQZ:
13503 check_insn(ctx, ISA_MIPS32R6);
13504 gen_cond_move(ctx, OPC_SELEQZ, rd, rs, rt);
13505 break;
13506 case SELNEZ:
13507 check_insn(ctx, ISA_MIPS32R6);
13508 gen_cond_move(ctx, OPC_SELNEZ, rd, rs, rt);
13509 break;
13510 case R6_RDHWR:
13511 check_insn(ctx, ISA_MIPS32R6);
13512 gen_rdhwr(ctx, rt, rs, extract32(ctx->opcode, 11, 3));
13513 break;
13514 default:
13515 goto pool32a_invalid;
13516 }
13517 break;
13518 case 0x10:
13519 minor = (ctx->opcode >> 6) & 0xf;
13520 switch (minor) {
13521 /* Arithmetic */
13522 case ADD:
13523 mips32_op = OPC_ADD;
13524 goto do_arith;
13525 case ADDU32:
13526 mips32_op = OPC_ADDU;
13527 goto do_arith;
13528 case SUB:
13529 mips32_op = OPC_SUB;
13530 goto do_arith;
13531 case SUBU32:
13532 mips32_op = OPC_SUBU;
13533 goto do_arith;
13534 case MUL:
13535 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13536 mips32_op = OPC_MUL;
13537 do_arith:
13538 gen_arith(ctx, mips32_op, rd, rs, rt);
13539 break;
13540 /* Shifts */
13541 case SLLV:
13542 mips32_op = OPC_SLLV;
13543 goto do_shift;
13544 case SRLV:
13545 mips32_op = OPC_SRLV;
13546 goto do_shift;
13547 case SRAV:
13548 mips32_op = OPC_SRAV;
13549 goto do_shift;
13550 case ROTRV:
13551 mips32_op = OPC_ROTRV;
13552 do_shift:
13553 gen_shift(ctx, mips32_op, rd, rs, rt);
13554 break;
13555 /* Logical operations */
13556 case AND:
13557 mips32_op = OPC_AND;
13558 goto do_logic;
13559 case OR32:
13560 mips32_op = OPC_OR;
13561 goto do_logic;
13562 case NOR:
13563 mips32_op = OPC_NOR;
13564 goto do_logic;
13565 case XOR32:
13566 mips32_op = OPC_XOR;
13567 do_logic:
13568 gen_logic(ctx, mips32_op, rd, rs, rt);
13569 break;
13570 /* Set less than */
13571 case SLT:
13572 mips32_op = OPC_SLT;
13573 goto do_slt;
13574 case SLTU:
13575 mips32_op = OPC_SLTU;
13576 do_slt:
13577 gen_slt(ctx, mips32_op, rd, rs, rt);
13578 break;
13579 default:
13580 goto pool32a_invalid;
13581 }
13582 break;
13583 case 0x18:
13584 minor = (ctx->opcode >> 6) & 0xf;
13585 switch (minor) {
13586 /* Conditional moves */
13587 case MOVN: /* MUL */
13588 if (ctx->insn_flags & ISA_MIPS32R6) {
13589 /* MUL */
13590 gen_r6_muldiv(ctx, R6_OPC_MUL, rd, rs, rt);
13591 } else {
13592 /* MOVN */
13593 gen_cond_move(ctx, OPC_MOVN, rd, rs, rt);
13594 }
13595 break;
13596 case MOVZ: /* MUH */
13597 if (ctx->insn_flags & ISA_MIPS32R6) {
13598 /* MUH */
13599 gen_r6_muldiv(ctx, R6_OPC_MUH, rd, rs, rt);
13600 } else {
13601 /* MOVZ */
13602 gen_cond_move(ctx, OPC_MOVZ, rd, rs, rt);
13603 }
13604 break;
13605 case MULU:
13606 check_insn(ctx, ISA_MIPS32R6);
13607 gen_r6_muldiv(ctx, R6_OPC_MULU, rd, rs, rt);
13608 break;
13609 case MUHU:
13610 check_insn(ctx, ISA_MIPS32R6);
13611 gen_r6_muldiv(ctx, R6_OPC_MUHU, rd, rs, rt);
13612 break;
13613 case LWXS: /* DIV */
13614 if (ctx->insn_flags & ISA_MIPS32R6) {
13615 /* DIV */
13616 gen_r6_muldiv(ctx, R6_OPC_DIV, rd, rs, rt);
13617 } else {
13618 /* LWXS */
13619 gen_ldxs(ctx, rs, rt, rd);
13620 }
13621 break;
13622 case MOD:
13623 check_insn(ctx, ISA_MIPS32R6);
13624 gen_r6_muldiv(ctx, R6_OPC_MOD, rd, rs, rt);
13625 break;
13626 case R6_DIVU:
13627 check_insn(ctx, ISA_MIPS32R6);
13628 gen_r6_muldiv(ctx, R6_OPC_DIVU, rd, rs, rt);
13629 break;
13630 case MODU:
13631 check_insn(ctx, ISA_MIPS32R6);
13632 gen_r6_muldiv(ctx, R6_OPC_MODU, rd, rs, rt);
13633 break;
13634 default:
13635 goto pool32a_invalid;
13636 }
13637 break;
13638 case INS:
13639 gen_bitops(ctx, OPC_INS, rt, rs, rr, rd);
13640 return;
13641 case LSA:
13642 check_insn(ctx, ISA_MIPS32R6);
13643 gen_lsa(ctx, OPC_LSA, rd, rs, rt,
13644 extract32(ctx->opcode, 9, 2));
13645 break;
13646 case ALIGN:
13647 check_insn(ctx, ISA_MIPS32R6);
13648 gen_align(ctx, OPC_ALIGN, rd, rs, rt,
13649 extract32(ctx->opcode, 9, 2));
13650 break;
13651 case EXT:
13652 gen_bitops(ctx, OPC_EXT, rt, rs, rr, rd);
13653 return;
13654 case POOL32AXF:
13655 gen_pool32axf(env, ctx, rt, rs);
13656 break;
13657 case BREAK32:
13658 generate_exception_end(ctx, EXCP_BREAK);
13659 break;
13660 case SIGRIE:
13661 check_insn(ctx, ISA_MIPS32R6);
13662 generate_exception_end(ctx, EXCP_RI);
13663 break;
13664 default:
13665 pool32a_invalid:
13666 MIPS_INVAL("pool32a");
13667 generate_exception_end(ctx, EXCP_RI);
13668 break;
13669 }
13670 break;
13671 case POOL32B:
13672 minor = (ctx->opcode >> 12) & 0xf;
13673 switch (minor) {
13674 case CACHE:
13675 check_cp0_enabled(ctx);
13676 /* Treat as no-op. */
13677 break;
13678 case LWC2:
13679 case SWC2:
13680 /* COP2: Not implemented. */
13681 generate_exception_err(ctx, EXCP_CpU, 2);
13682 break;
13683 #ifdef TARGET_MIPS64
13684 case LDP:
13685 case SDP:
13686 check_insn(ctx, ISA_MIPS3);
13687 check_mips_64(ctx);
13688 /* Fallthrough */
13689 #endif
13690 case LWP:
13691 case SWP:
13692 gen_ldst_pair(ctx, minor, rt, rs, SIMM(ctx->opcode, 0, 12));
13693 break;
13694 #ifdef TARGET_MIPS64
13695 case LDM:
13696 case SDM:
13697 check_insn(ctx, ISA_MIPS3);
13698 check_mips_64(ctx);
13699 /* Fallthrough */
13700 #endif
13701 case LWM32:
13702 case SWM32:
13703 gen_ldst_multiple(ctx, minor, rt, rs, SIMM(ctx->opcode, 0, 12));
13704 break;
13705 default:
13706 MIPS_INVAL("pool32b");
13707 generate_exception_end(ctx, EXCP_RI);
13708 break;
13709 }
13710 break;
13711 case POOL32F:
13712 if (ctx->CP0_Config1 & (1 << CP0C1_FP)) {
13713 minor = ctx->opcode & 0x3f;
13714 check_cp1_enabled(ctx);
13715 switch (minor) {
13716 case ALNV_PS:
13717 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13718 mips32_op = OPC_ALNV_PS;
13719 goto do_madd;
13720 case MADD_S:
13721 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13722 mips32_op = OPC_MADD_S;
13723 goto do_madd;
13724 case MADD_D:
13725 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13726 mips32_op = OPC_MADD_D;
13727 goto do_madd;
13728 case MADD_PS:
13729 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13730 mips32_op = OPC_MADD_PS;
13731 goto do_madd;
13732 case MSUB_S:
13733 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13734 mips32_op = OPC_MSUB_S;
13735 goto do_madd;
13736 case MSUB_D:
13737 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13738 mips32_op = OPC_MSUB_D;
13739 goto do_madd;
13740 case MSUB_PS:
13741 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13742 mips32_op = OPC_MSUB_PS;
13743 goto do_madd;
13744 case NMADD_S:
13745 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13746 mips32_op = OPC_NMADD_S;
13747 goto do_madd;
13748 case NMADD_D:
13749 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13750 mips32_op = OPC_NMADD_D;
13751 goto do_madd;
13752 case NMADD_PS:
13753 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13754 mips32_op = OPC_NMADD_PS;
13755 goto do_madd;
13756 case NMSUB_S:
13757 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13758 mips32_op = OPC_NMSUB_S;
13759 goto do_madd;
13760 case NMSUB_D:
13761 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13762 mips32_op = OPC_NMSUB_D;
13763 goto do_madd;
13764 case NMSUB_PS:
13765 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13766 mips32_op = OPC_NMSUB_PS;
13767 do_madd:
13768 gen_flt3_arith(ctx, mips32_op, rd, rr, rs, rt);
13769 break;
13770 case CABS_COND_FMT:
13771 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13772 cond = (ctx->opcode >> 6) & 0xf;
13773 cc = (ctx->opcode >> 13) & 0x7;
13774 fmt = (ctx->opcode >> 10) & 0x3;
13775 switch (fmt) {
13776 case 0x0:
13777 gen_cmpabs_s(ctx, cond, rt, rs, cc);
13778 break;
13779 case 0x1:
13780 gen_cmpabs_d(ctx, cond, rt, rs, cc);
13781 break;
13782 case 0x2:
13783 gen_cmpabs_ps(ctx, cond, rt, rs, cc);
13784 break;
13785 default:
13786 goto pool32f_invalid;
13787 }
13788 break;
13789 case C_COND_FMT:
13790 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13791 cond = (ctx->opcode >> 6) & 0xf;
13792 cc = (ctx->opcode >> 13) & 0x7;
13793 fmt = (ctx->opcode >> 10) & 0x3;
13794 switch (fmt) {
13795 case 0x0:
13796 gen_cmp_s(ctx, cond, rt, rs, cc);
13797 break;
13798 case 0x1:
13799 gen_cmp_d(ctx, cond, rt, rs, cc);
13800 break;
13801 case 0x2:
13802 gen_cmp_ps(ctx, cond, rt, rs, cc);
13803 break;
13804 default:
13805 goto pool32f_invalid;
13806 }
13807 break;
13808 case CMP_CONDN_S:
13809 check_insn(ctx, ISA_MIPS32R6);
13810 gen_r6_cmp_s(ctx, (ctx->opcode >> 6) & 0x1f, rt, rs, rd);
13811 break;
13812 case CMP_CONDN_D:
13813 check_insn(ctx, ISA_MIPS32R6);
13814 gen_r6_cmp_d(ctx, (ctx->opcode >> 6) & 0x1f, rt, rs, rd);
13815 break;
13816 case POOL32FXF:
13817 gen_pool32fxf(ctx, rt, rs);
13818 break;
13819 case 0x00:
13820 /* PLL foo */
13821 switch ((ctx->opcode >> 6) & 0x7) {
13822 case PLL_PS:
13823 mips32_op = OPC_PLL_PS;
13824 goto do_ps;
13825 case PLU_PS:
13826 mips32_op = OPC_PLU_PS;
13827 goto do_ps;
13828 case PUL_PS:
13829 mips32_op = OPC_PUL_PS;
13830 goto do_ps;
13831 case PUU_PS:
13832 mips32_op = OPC_PUU_PS;
13833 goto do_ps;
13834 case CVT_PS_S:
13835 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13836 mips32_op = OPC_CVT_PS_S;
13837 do_ps:
13838 gen_farith(ctx, mips32_op, rt, rs, rd, 0);
13839 break;
13840 default:
13841 goto pool32f_invalid;
13842 }
13843 break;
13844 case MIN_FMT:
13845 check_insn(ctx, ISA_MIPS32R6);
13846 switch ((ctx->opcode >> 9) & 0x3) {
13847 case FMT_SDPS_S:
13848 gen_farith(ctx, OPC_MIN_S, rt, rs, rd, 0);
13849 break;
13850 case FMT_SDPS_D:
13851 gen_farith(ctx, OPC_MIN_D, rt, rs, rd, 0);
13852 break;
13853 default:
13854 goto pool32f_invalid;
13855 }
13856 break;
13857 case 0x08:
13858 /* [LS][WDU]XC1 */
13859 switch ((ctx->opcode >> 6) & 0x7) {
13860 case LWXC1:
13861 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13862 mips32_op = OPC_LWXC1;
13863 goto do_ldst_cp1;
13864 case SWXC1:
13865 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13866 mips32_op = OPC_SWXC1;
13867 goto do_ldst_cp1;
13868 case LDXC1:
13869 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13870 mips32_op = OPC_LDXC1;
13871 goto do_ldst_cp1;
13872 case SDXC1:
13873 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13874 mips32_op = OPC_SDXC1;
13875 goto do_ldst_cp1;
13876 case LUXC1:
13877 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13878 mips32_op = OPC_LUXC1;
13879 goto do_ldst_cp1;
13880 case SUXC1:
13881 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13882 mips32_op = OPC_SUXC1;
13883 do_ldst_cp1:
13884 gen_flt3_ldst(ctx, mips32_op, rd, rd, rt, rs);
13885 break;
13886 default:
13887 goto pool32f_invalid;
13888 }
13889 break;
13890 case MAX_FMT:
13891 check_insn(ctx, ISA_MIPS32R6);
13892 switch ((ctx->opcode >> 9) & 0x3) {
13893 case FMT_SDPS_S:
13894 gen_farith(ctx, OPC_MAX_S, rt, rs, rd, 0);
13895 break;
13896 case FMT_SDPS_D:
13897 gen_farith(ctx, OPC_MAX_D, rt, rs, rd, 0);
13898 break;
13899 default:
13900 goto pool32f_invalid;
13901 }
13902 break;
13903 case 0x18:
13904 /* 3D insns */
13905 check_insn_opc_removed(ctx, ISA_MIPS32R6);
13906 fmt = (ctx->opcode >> 9) & 0x3;
13907 switch ((ctx->opcode >> 6) & 0x7) {
13908 case RSQRT2_FMT:
13909 switch (fmt) {
13910 case FMT_SDPS_S:
13911 mips32_op = OPC_RSQRT2_S;
13912 goto do_3d;
13913 case FMT_SDPS_D:
13914 mips32_op = OPC_RSQRT2_D;
13915 goto do_3d;
13916 case FMT_SDPS_PS:
13917 mips32_op = OPC_RSQRT2_PS;
13918 goto do_3d;
13919 default:
13920 goto pool32f_invalid;
13921 }
13922 break;
13923 case RECIP2_FMT:
13924 switch (fmt) {
13925 case FMT_SDPS_S:
13926 mips32_op = OPC_RECIP2_S;
13927 goto do_3d;
13928 case FMT_SDPS_D:
13929 mips32_op = OPC_RECIP2_D;
13930 goto do_3d;
13931 case FMT_SDPS_PS:
13932 mips32_op = OPC_RECIP2_PS;
13933 goto do_3d;
13934 default:
13935 goto pool32f_invalid;
13936 }
13937 break;
13938 case ADDR_PS:
13939 mips32_op = OPC_ADDR_PS;
13940 goto do_3d;
13941 case MULR_PS:
13942 mips32_op = OPC_MULR_PS;
13943 do_3d:
13944 gen_farith(ctx, mips32_op, rt, rs, rd, 0);
13945 break;
13946 default:
13947 goto pool32f_invalid;
13948 }
13949 break;
13950 case 0x20:
13951 /* MOV[FT].fmt, PREFX, RINT.fmt, CLASS.fmt*/
13952 cc = (ctx->opcode >> 13) & 0x7;
13953 fmt = (ctx->opcode >> 9) & 0x3;
13954 switch ((ctx->opcode >> 6) & 0x7) {
13955 case MOVF_FMT: /* RINT_FMT */
13956 if (ctx->insn_flags & ISA_MIPS32R6) {
13957 /* RINT_FMT */
13958 switch (fmt) {
13959 case FMT_SDPS_S:
13960 gen_farith(ctx, OPC_RINT_S, 0, rt, rs, 0);
13961 break;
13962 case FMT_SDPS_D:
13963 gen_farith(ctx, OPC_RINT_D, 0, rt, rs, 0);
13964 break;
13965 default:
13966 goto pool32f_invalid;
13967 }
13968 } else {
13969 /* MOVF_FMT */
13970 switch (fmt) {
13971 case FMT_SDPS_S:
13972 gen_movcf_s(ctx, rs, rt, cc, 0);
13973 break;
13974 case FMT_SDPS_D:
13975 gen_movcf_d(ctx, rs, rt, cc, 0);
13976 break;
13977 case FMT_SDPS_PS:
13978 check_ps(ctx);
13979 gen_movcf_ps(ctx, rs, rt, cc, 0);
13980 break;
13981 default:
13982 goto pool32f_invalid;
13983 }
13984 }
13985 break;
13986 case MOVT_FMT: /* CLASS_FMT */
13987 if (ctx->insn_flags & ISA_MIPS32R6) {
13988 /* CLASS_FMT */
13989 switch (fmt) {
13990 case FMT_SDPS_S:
13991 gen_farith(ctx, OPC_CLASS_S, 0, rt, rs, 0);
13992 break;
13993 case FMT_SDPS_D:
13994 gen_farith(ctx, OPC_CLASS_D, 0, rt, rs, 0);
13995 break;
13996 default:
13997 goto pool32f_invalid;
13998 }
13999 } else {
14000 /* MOVT_FMT */
14001 switch (fmt) {
14002 case FMT_SDPS_S:
14003 gen_movcf_s(ctx, rs, rt, cc, 1);
14004 break;
14005 case FMT_SDPS_D:
14006 gen_movcf_d(ctx, rs, rt, cc, 1);
14007 break;
14008 case FMT_SDPS_PS:
14009 check_ps(ctx);
14010 gen_movcf_ps(ctx, rs, rt, cc, 1);
14011 break;
14012 default:
14013 goto pool32f_invalid;
14014 }
14015 }
14016 break;
14017 case PREFX:
14018 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14019 break;
14020 default:
14021 goto pool32f_invalid;
14022 }
14023 break;
14024 #define FINSN_3ARG_SDPS(prfx) \
14025 switch ((ctx->opcode >> 8) & 0x3) { \
14026 case FMT_SDPS_S: \
14027 mips32_op = OPC_##prfx##_S; \
14028 goto do_fpop; \
14029 case FMT_SDPS_D: \
14030 mips32_op = OPC_##prfx##_D; \
14031 goto do_fpop; \
14032 case FMT_SDPS_PS: \
14033 check_ps(ctx); \
14034 mips32_op = OPC_##prfx##_PS; \
14035 goto do_fpop; \
14036 default: \
14037 goto pool32f_invalid; \
14038 }
14039 case MINA_FMT:
14040 check_insn(ctx, ISA_MIPS32R6);
14041 switch ((ctx->opcode >> 9) & 0x3) {
14042 case FMT_SDPS_S:
14043 gen_farith(ctx, OPC_MINA_S, rt, rs, rd, 0);
14044 break;
14045 case FMT_SDPS_D:
14046 gen_farith(ctx, OPC_MINA_D, rt, rs, rd, 0);
14047 break;
14048 default:
14049 goto pool32f_invalid;
14050 }
14051 break;
14052 case MAXA_FMT:
14053 check_insn(ctx, ISA_MIPS32R6);
14054 switch ((ctx->opcode >> 9) & 0x3) {
14055 case FMT_SDPS_S:
14056 gen_farith(ctx, OPC_MAXA_S, rt, rs, rd, 0);
14057 break;
14058 case FMT_SDPS_D:
14059 gen_farith(ctx, OPC_MAXA_D, rt, rs, rd, 0);
14060 break;
14061 default:
14062 goto pool32f_invalid;
14063 }
14064 break;
14065 case 0x30:
14066 /* regular FP ops */
14067 switch ((ctx->opcode >> 6) & 0x3) {
14068 case ADD_FMT:
14069 FINSN_3ARG_SDPS(ADD);
14070 break;
14071 case SUB_FMT:
14072 FINSN_3ARG_SDPS(SUB);
14073 break;
14074 case MUL_FMT:
14075 FINSN_3ARG_SDPS(MUL);
14076 break;
14077 case DIV_FMT:
14078 fmt = (ctx->opcode >> 8) & 0x3;
14079 if (fmt == 1) {
14080 mips32_op = OPC_DIV_D;
14081 } else if (fmt == 0) {
14082 mips32_op = OPC_DIV_S;
14083 } else {
14084 goto pool32f_invalid;
14085 }
14086 goto do_fpop;
14087 default:
14088 goto pool32f_invalid;
14089 }
14090 break;
14091 case 0x38:
14092 /* cmovs */
14093 switch ((ctx->opcode >> 6) & 0x7) {
14094 case MOVN_FMT: /* SELNEZ_FMT */
14095 if (ctx->insn_flags & ISA_MIPS32R6) {
14096 /* SELNEZ_FMT */
14097 switch ((ctx->opcode >> 9) & 0x3) {
14098 case FMT_SDPS_S:
14099 gen_sel_s(ctx, OPC_SELNEZ_S, rd, rt, rs);
14100 break;
14101 case FMT_SDPS_D:
14102 gen_sel_d(ctx, OPC_SELNEZ_D, rd, rt, rs);
14103 break;
14104 default:
14105 goto pool32f_invalid;
14106 }
14107 } else {
14108 /* MOVN_FMT */
14109 FINSN_3ARG_SDPS(MOVN);
14110 }
14111 break;
14112 case MOVN_FMT_04:
14113 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14114 FINSN_3ARG_SDPS(MOVN);
14115 break;
14116 case MOVZ_FMT: /* SELEQZ_FMT */
14117 if (ctx->insn_flags & ISA_MIPS32R6) {
14118 /* SELEQZ_FMT */
14119 switch ((ctx->opcode >> 9) & 0x3) {
14120 case FMT_SDPS_S:
14121 gen_sel_s(ctx, OPC_SELEQZ_S, rd, rt, rs);
14122 break;
14123 case FMT_SDPS_D:
14124 gen_sel_d(ctx, OPC_SELEQZ_D, rd, rt, rs);
14125 break;
14126 default:
14127 goto pool32f_invalid;
14128 }
14129 } else {
14130 /* MOVZ_FMT */
14131 FINSN_3ARG_SDPS(MOVZ);
14132 }
14133 break;
14134 case MOVZ_FMT_05:
14135 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14136 FINSN_3ARG_SDPS(MOVZ);
14137 break;
14138 case SEL_FMT:
14139 check_insn(ctx, ISA_MIPS32R6);
14140 switch ((ctx->opcode >> 9) & 0x3) {
14141 case FMT_SDPS_S:
14142 gen_sel_s(ctx, OPC_SEL_S, rd, rt, rs);
14143 break;
14144 case FMT_SDPS_D:
14145 gen_sel_d(ctx, OPC_SEL_D, rd, rt, rs);
14146 break;
14147 default:
14148 goto pool32f_invalid;
14149 }
14150 break;
14151 case MADDF_FMT:
14152 check_insn(ctx, ISA_MIPS32R6);
14153 switch ((ctx->opcode >> 9) & 0x3) {
14154 case FMT_SDPS_S:
14155 mips32_op = OPC_MADDF_S;
14156 goto do_fpop;
14157 case FMT_SDPS_D:
14158 mips32_op = OPC_MADDF_D;
14159 goto do_fpop;
14160 default:
14161 goto pool32f_invalid;
14162 }
14163 break;
14164 case MSUBF_FMT:
14165 check_insn(ctx, ISA_MIPS32R6);
14166 switch ((ctx->opcode >> 9) & 0x3) {
14167 case FMT_SDPS_S:
14168 mips32_op = OPC_MSUBF_S;
14169 goto do_fpop;
14170 case FMT_SDPS_D:
14171 mips32_op = OPC_MSUBF_D;
14172 goto do_fpop;
14173 default:
14174 goto pool32f_invalid;
14175 }
14176 break;
14177 default:
14178 goto pool32f_invalid;
14179 }
14180 break;
14181 do_fpop:
14182 gen_farith(ctx, mips32_op, rt, rs, rd, 0);
14183 break;
14184 default:
14185 pool32f_invalid:
14186 MIPS_INVAL("pool32f");
14187 generate_exception_end(ctx, EXCP_RI);
14188 break;
14189 }
14190 } else {
14191 generate_exception_err(ctx, EXCP_CpU, 1);
14192 }
14193 break;
14194 case POOL32I:
14195 minor = (ctx->opcode >> 21) & 0x1f;
14196 switch (minor) {
14197 case BLTZ:
14198 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14199 gen_compute_branch(ctx, OPC_BLTZ, 4, rs, -1, imm << 1, 4);
14200 break;
14201 case BLTZAL:
14202 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14203 gen_compute_branch(ctx, OPC_BLTZAL, 4, rs, -1, imm << 1, 4);
14204 ctx->hflags |= MIPS_HFLAG_BDS_STRICT;
14205 break;
14206 case BLTZALS:
14207 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14208 gen_compute_branch(ctx, OPC_BLTZAL, 4, rs, -1, imm << 1, 2);
14209 ctx->hflags |= MIPS_HFLAG_BDS_STRICT;
14210 break;
14211 case BGEZ:
14212 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14213 gen_compute_branch(ctx, OPC_BGEZ, 4, rs, -1, imm << 1, 4);
14214 break;
14215 case BGEZAL:
14216 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14217 gen_compute_branch(ctx, OPC_BGEZAL, 4, rs, -1, imm << 1, 4);
14218 ctx->hflags |= MIPS_HFLAG_BDS_STRICT;
14219 break;
14220 case BGEZALS:
14221 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14222 gen_compute_branch(ctx, OPC_BGEZAL, 4, rs, -1, imm << 1, 2);
14223 ctx->hflags |= MIPS_HFLAG_BDS_STRICT;
14224 break;
14225 case BLEZ:
14226 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14227 gen_compute_branch(ctx, OPC_BLEZ, 4, rs, -1, imm << 1, 4);
14228 break;
14229 case BGTZ:
14230 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14231 gen_compute_branch(ctx, OPC_BGTZ, 4, rs, -1, imm << 1, 4);
14232 break;
14233
14234 /* Traps */
14235 case TLTI: /* BC1EQZC */
14236 if (ctx->insn_flags & ISA_MIPS32R6) {
14237 /* BC1EQZC */
14238 check_cp1_enabled(ctx);
14239 gen_compute_branch1_r6(ctx, OPC_BC1EQZ, rs, imm << 1, 0);
14240 } else {
14241 /* TLTI */
14242 mips32_op = OPC_TLTI;
14243 goto do_trapi;
14244 }
14245 break;
14246 case TGEI: /* BC1NEZC */
14247 if (ctx->insn_flags & ISA_MIPS32R6) {
14248 /* BC1NEZC */
14249 check_cp1_enabled(ctx);
14250 gen_compute_branch1_r6(ctx, OPC_BC1NEZ, rs, imm << 1, 0);
14251 } else {
14252 /* TGEI */
14253 mips32_op = OPC_TGEI;
14254 goto do_trapi;
14255 }
14256 break;
14257 case TLTIU:
14258 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14259 mips32_op = OPC_TLTIU;
14260 goto do_trapi;
14261 case TGEIU:
14262 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14263 mips32_op = OPC_TGEIU;
14264 goto do_trapi;
14265 case TNEI: /* SYNCI */
14266 if (ctx->insn_flags & ISA_MIPS32R6) {
14267 /* SYNCI */
14268 /* Break the TB to be able to sync copied instructions
14269 immediately */
14270 ctx->bstate = BS_STOP;
14271 } else {
14272 /* TNEI */
14273 mips32_op = OPC_TNEI;
14274 goto do_trapi;
14275 }
14276 break;
14277 case TEQI:
14278 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14279 mips32_op = OPC_TEQI;
14280 do_trapi:
14281 gen_trap(ctx, mips32_op, rs, -1, imm);
14282 break;
14283
14284 case BNEZC:
14285 case BEQZC:
14286 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14287 gen_compute_branch(ctx, minor == BNEZC ? OPC_BNE : OPC_BEQ,
14288 4, rs, 0, imm << 1, 0);
14289 /* Compact branches don't have a delay slot, so just let
14290 the normal delay slot handling take us to the branch
14291 target. */
14292 break;
14293 case LUI:
14294 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14295 gen_logic_imm(ctx, OPC_LUI, rs, 0, imm);
14296 break;
14297 case SYNCI:
14298 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14299 /* Break the TB to be able to sync copied instructions
14300 immediately */
14301 ctx->bstate = BS_STOP;
14302 break;
14303 case BC2F:
14304 case BC2T:
14305 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14306 /* COP2: Not implemented. */
14307 generate_exception_err(ctx, EXCP_CpU, 2);
14308 break;
14309 case BC1F:
14310 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14311 mips32_op = (ctx->opcode & (1 << 16)) ? OPC_BC1FANY2 : OPC_BC1F;
14312 goto do_cp1branch;
14313 case BC1T:
14314 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14315 mips32_op = (ctx->opcode & (1 << 16)) ? OPC_BC1TANY2 : OPC_BC1T;
14316 goto do_cp1branch;
14317 case BC1ANY4F:
14318 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14319 mips32_op = OPC_BC1FANY4;
14320 goto do_cp1mips3d;
14321 case BC1ANY4T:
14322 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14323 mips32_op = OPC_BC1TANY4;
14324 do_cp1mips3d:
14325 check_cop1x(ctx);
14326 check_insn(ctx, ASE_MIPS3D);
14327 /* Fall through */
14328 do_cp1branch:
14329 if (env->CP0_Config1 & (1 << CP0C1_FP)) {
14330 check_cp1_enabled(ctx);
14331 gen_compute_branch1(ctx, mips32_op,
14332 (ctx->opcode >> 18) & 0x7, imm << 1);
14333 } else {
14334 generate_exception_err(ctx, EXCP_CpU, 1);
14335 }
14336 break;
14337 case BPOSGE64:
14338 case BPOSGE32:
14339 /* MIPS DSP: not implemented */
14340 /* Fall through */
14341 default:
14342 MIPS_INVAL("pool32i");
14343 generate_exception_end(ctx, EXCP_RI);
14344 break;
14345 }
14346 break;
14347 case POOL32C:
14348 minor = (ctx->opcode >> 12) & 0xf;
14349 offset = sextract32(ctx->opcode, 0,
14350 (ctx->insn_flags & ISA_MIPS32R6) ? 9 : 12);
14351 switch (minor) {
14352 case LWL:
14353 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14354 mips32_op = OPC_LWL;
14355 goto do_ld_lr;
14356 case SWL:
14357 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14358 mips32_op = OPC_SWL;
14359 goto do_st_lr;
14360 case LWR:
14361 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14362 mips32_op = OPC_LWR;
14363 goto do_ld_lr;
14364 case SWR:
14365 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14366 mips32_op = OPC_SWR;
14367 goto do_st_lr;
14368 #if defined(TARGET_MIPS64)
14369 case LDL:
14370 check_insn(ctx, ISA_MIPS3);
14371 check_mips_64(ctx);
14372 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14373 mips32_op = OPC_LDL;
14374 goto do_ld_lr;
14375 case SDL:
14376 check_insn(ctx, ISA_MIPS3);
14377 check_mips_64(ctx);
14378 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14379 mips32_op = OPC_SDL;
14380 goto do_st_lr;
14381 case LDR:
14382 check_insn(ctx, ISA_MIPS3);
14383 check_mips_64(ctx);
14384 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14385 mips32_op = OPC_LDR;
14386 goto do_ld_lr;
14387 case SDR:
14388 check_insn(ctx, ISA_MIPS3);
14389 check_mips_64(ctx);
14390 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14391 mips32_op = OPC_SDR;
14392 goto do_st_lr;
14393 case LWU:
14394 check_insn(ctx, ISA_MIPS3);
14395 check_mips_64(ctx);
14396 mips32_op = OPC_LWU;
14397 goto do_ld_lr;
14398 case LLD:
14399 check_insn(ctx, ISA_MIPS3);
14400 check_mips_64(ctx);
14401 mips32_op = OPC_LLD;
14402 goto do_ld_lr;
14403 #endif
14404 case LL:
14405 mips32_op = OPC_LL;
14406 goto do_ld_lr;
14407 do_ld_lr:
14408 gen_ld(ctx, mips32_op, rt, rs, offset);
14409 break;
14410 do_st_lr:
14411 gen_st(ctx, mips32_op, rt, rs, SIMM(ctx->opcode, 0, 12));
14412 break;
14413 case SC:
14414 gen_st_cond(ctx, OPC_SC, rt, rs, offset);
14415 break;
14416 #if defined(TARGET_MIPS64)
14417 case SCD:
14418 check_insn(ctx, ISA_MIPS3);
14419 check_mips_64(ctx);
14420 gen_st_cond(ctx, OPC_SCD, rt, rs, offset);
14421 break;
14422 #endif
14423 case PREF:
14424 /* Treat as no-op */
14425 if ((ctx->insn_flags & ISA_MIPS32R6) && (rt >= 24)) {
14426 /* hint codes 24-31 are reserved and signal RI */
14427 generate_exception(ctx, EXCP_RI);
14428 }
14429 break;
14430 default:
14431 MIPS_INVAL("pool32c");
14432 generate_exception_end(ctx, EXCP_RI);
14433 break;
14434 }
14435 break;
14436 case ADDI32: /* AUI, LUI */
14437 if (ctx->insn_flags & ISA_MIPS32R6) {
14438 /* AUI, LUI */
14439 gen_logic_imm(ctx, OPC_LUI, rt, rs, imm);
14440 } else {
14441 /* ADDI32 */
14442 mips32_op = OPC_ADDI;
14443 goto do_addi;
14444 }
14445 break;
14446 case ADDIU32:
14447 mips32_op = OPC_ADDIU;
14448 do_addi:
14449 gen_arith_imm(ctx, mips32_op, rt, rs, imm);
14450 break;
14451
14452 /* Logical operations */
14453 case ORI32:
14454 mips32_op = OPC_ORI;
14455 goto do_logici;
14456 case XORI32:
14457 mips32_op = OPC_XORI;
14458 goto do_logici;
14459 case ANDI32:
14460 mips32_op = OPC_ANDI;
14461 do_logici:
14462 gen_logic_imm(ctx, mips32_op, rt, rs, imm);
14463 break;
14464
14465 /* Set less than immediate */
14466 case SLTI32:
14467 mips32_op = OPC_SLTI;
14468 goto do_slti;
14469 case SLTIU32:
14470 mips32_op = OPC_SLTIU;
14471 do_slti:
14472 gen_slt_imm(ctx, mips32_op, rt, rs, imm);
14473 break;
14474 case JALX32:
14475 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14476 offset = (int32_t)(ctx->opcode & 0x3FFFFFF) << 2;
14477 gen_compute_branch(ctx, OPC_JALX, 4, rt, rs, offset, 4);
14478 ctx->hflags |= MIPS_HFLAG_BDS_STRICT;
14479 break;
14480 case JALS32: /* BOVC, BEQC, BEQZALC */
14481 if (ctx->insn_flags & ISA_MIPS32R6) {
14482 if (rs >= rt) {
14483 /* BOVC */
14484 mips32_op = OPC_BOVC;
14485 } else if (rs < rt && rs == 0) {
14486 /* BEQZALC */
14487 mips32_op = OPC_BEQZALC;
14488 } else {
14489 /* BEQC */
14490 mips32_op = OPC_BEQC;
14491 }
14492 gen_compute_compact_branch(ctx, mips32_op, rs, rt, imm << 1);
14493 } else {
14494 /* JALS32 */
14495 offset = (int32_t)(ctx->opcode & 0x3FFFFFF) << 1;
14496 gen_compute_branch(ctx, OPC_JAL, 4, rt, rs, offset, 2);
14497 ctx->hflags |= MIPS_HFLAG_BDS_STRICT;
14498 }
14499 break;
14500 case BEQ32: /* BC */
14501 if (ctx->insn_flags & ISA_MIPS32R6) {
14502 /* BC */
14503 gen_compute_compact_branch(ctx, OPC_BC, 0, 0,
14504 sextract32(ctx->opcode << 1, 0, 27));
14505 } else {
14506 /* BEQ32 */
14507 gen_compute_branch(ctx, OPC_BEQ, 4, rt, rs, imm << 1, 4);
14508 }
14509 break;
14510 case BNE32: /* BALC */
14511 if (ctx->insn_flags & ISA_MIPS32R6) {
14512 /* BALC */
14513 gen_compute_compact_branch(ctx, OPC_BALC, 0, 0,
14514 sextract32(ctx->opcode << 1, 0, 27));
14515 } else {
14516 /* BNE32 */
14517 gen_compute_branch(ctx, OPC_BNE, 4, rt, rs, imm << 1, 4);
14518 }
14519 break;
14520 case J32: /* BGTZC, BLTZC, BLTC */
14521 if (ctx->insn_flags & ISA_MIPS32R6) {
14522 if (rs == 0 && rt != 0) {
14523 /* BGTZC */
14524 mips32_op = OPC_BGTZC;
14525 } else if (rs != 0 && rt != 0 && rs == rt) {
14526 /* BLTZC */
14527 mips32_op = OPC_BLTZC;
14528 } else {
14529 /* BLTC */
14530 mips32_op = OPC_BLTC;
14531 }
14532 gen_compute_compact_branch(ctx, mips32_op, rs, rt, imm << 1);
14533 } else {
14534 /* J32 */
14535 gen_compute_branch(ctx, OPC_J, 4, rt, rs,
14536 (int32_t)(ctx->opcode & 0x3FFFFFF) << 1, 4);
14537 }
14538 break;
14539 case JAL32: /* BLEZC, BGEZC, BGEC */
14540 if (ctx->insn_flags & ISA_MIPS32R6) {
14541 if (rs == 0 && rt != 0) {
14542 /* BLEZC */
14543 mips32_op = OPC_BLEZC;
14544 } else if (rs != 0 && rt != 0 && rs == rt) {
14545 /* BGEZC */
14546 mips32_op = OPC_BGEZC;
14547 } else {
14548 /* BGEC */
14549 mips32_op = OPC_BGEC;
14550 }
14551 gen_compute_compact_branch(ctx, mips32_op, rs, rt, imm << 1);
14552 } else {
14553 /* JAL32 */
14554 gen_compute_branch(ctx, OPC_JAL, 4, rt, rs,
14555 (int32_t)(ctx->opcode & 0x3FFFFFF) << 1, 4);
14556 ctx->hflags |= MIPS_HFLAG_BDS_STRICT;
14557 }
14558 break;
14559 /* Floating point (COP1) */
14560 case LWC132:
14561 mips32_op = OPC_LWC1;
14562 goto do_cop1;
14563 case LDC132:
14564 mips32_op = OPC_LDC1;
14565 goto do_cop1;
14566 case SWC132:
14567 mips32_op = OPC_SWC1;
14568 goto do_cop1;
14569 case SDC132:
14570 mips32_op = OPC_SDC1;
14571 do_cop1:
14572 gen_cop1_ldst(ctx, mips32_op, rt, rs, imm);
14573 break;
14574 case ADDIUPC: /* PCREL: ADDIUPC, AUIPC, ALUIPC, LWPC */
14575 if (ctx->insn_flags & ISA_MIPS32R6) {
14576 /* PCREL: ADDIUPC, AUIPC, ALUIPC, LWPC */
14577 switch ((ctx->opcode >> 16) & 0x1f) {
14578 case ADDIUPC_00 ... ADDIUPC_07:
14579 gen_pcrel(ctx, OPC_ADDIUPC, ctx->pc & ~0x3, rt);
14580 break;
14581 case AUIPC:
14582 gen_pcrel(ctx, OPC_AUIPC, ctx->pc, rt);
14583 break;
14584 case ALUIPC:
14585 gen_pcrel(ctx, OPC_ALUIPC, ctx->pc, rt);
14586 break;
14587 case LWPC_08 ... LWPC_0F:
14588 gen_pcrel(ctx, R6_OPC_LWPC, ctx->pc & ~0x3, rt);
14589 break;
14590 default:
14591 generate_exception(ctx, EXCP_RI);
14592 break;
14593 }
14594 } else {
14595 /* ADDIUPC */
14596 int reg = mmreg(ZIMM(ctx->opcode, 23, 3));
14597 int offset = SIMM(ctx->opcode, 0, 23) << 2;
14598
14599 gen_addiupc(ctx, reg, offset, 0, 0);
14600 }
14601 break;
14602 case BNVC: /* BNEC, BNEZALC */
14603 check_insn(ctx, ISA_MIPS32R6);
14604 if (rs >= rt) {
14605 /* BNVC */
14606 mips32_op = OPC_BNVC;
14607 } else if (rs < rt && rs == 0) {
14608 /* BNEZALC */
14609 mips32_op = OPC_BNEZALC;
14610 } else {
14611 /* BNEC */
14612 mips32_op = OPC_BNEC;
14613 }
14614 gen_compute_compact_branch(ctx, mips32_op, rs, rt, imm << 1);
14615 break;
14616 case R6_BNEZC: /* JIALC */
14617 check_insn(ctx, ISA_MIPS32R6);
14618 if (rt != 0) {
14619 /* BNEZC */
14620 gen_compute_compact_branch(ctx, OPC_BNEZC, rt, 0,
14621 sextract32(ctx->opcode << 1, 0, 22));
14622 } else {
14623 /* JIALC */
14624 gen_compute_compact_branch(ctx, OPC_JIALC, 0, rs, imm);
14625 }
14626 break;
14627 case R6_BEQZC: /* JIC */
14628 check_insn(ctx, ISA_MIPS32R6);
14629 if (rt != 0) {
14630 /* BEQZC */
14631 gen_compute_compact_branch(ctx, OPC_BEQZC, rt, 0,
14632 sextract32(ctx->opcode << 1, 0, 22));
14633 } else {
14634 /* JIC */
14635 gen_compute_compact_branch(ctx, OPC_JIC, 0, rs, imm);
14636 }
14637 break;
14638 case BLEZALC: /* BGEZALC, BGEUC */
14639 check_insn(ctx, ISA_MIPS32R6);
14640 if (rs == 0 && rt != 0) {
14641 /* BLEZALC */
14642 mips32_op = OPC_BLEZALC;
14643 } else if (rs != 0 && rt != 0 && rs == rt) {
14644 /* BGEZALC */
14645 mips32_op = OPC_BGEZALC;
14646 } else {
14647 /* BGEUC */
14648 mips32_op = OPC_BGEUC;
14649 }
14650 gen_compute_compact_branch(ctx, mips32_op, rs, rt, imm << 1);
14651 break;
14652 case BGTZALC: /* BLTZALC, BLTUC */
14653 check_insn(ctx, ISA_MIPS32R6);
14654 if (rs == 0 && rt != 0) {
14655 /* BGTZALC */
14656 mips32_op = OPC_BGTZALC;
14657 } else if (rs != 0 && rt != 0 && rs == rt) {
14658 /* BLTZALC */
14659 mips32_op = OPC_BLTZALC;
14660 } else {
14661 /* BLTUC */
14662 mips32_op = OPC_BLTUC;
14663 }
14664 gen_compute_compact_branch(ctx, mips32_op, rs, rt, imm << 1);
14665 break;
14666 /* Loads and stores */
14667 case LB32:
14668 mips32_op = OPC_LB;
14669 goto do_ld;
14670 case LBU32:
14671 mips32_op = OPC_LBU;
14672 goto do_ld;
14673 case LH32:
14674 mips32_op = OPC_LH;
14675 goto do_ld;
14676 case LHU32:
14677 mips32_op = OPC_LHU;
14678 goto do_ld;
14679 case LW32:
14680 mips32_op = OPC_LW;
14681 goto do_ld;
14682 #ifdef TARGET_MIPS64
14683 case LD32:
14684 check_insn(ctx, ISA_MIPS3);
14685 check_mips_64(ctx);
14686 mips32_op = OPC_LD;
14687 goto do_ld;
14688 case SD32:
14689 check_insn(ctx, ISA_MIPS3);
14690 check_mips_64(ctx);
14691 mips32_op = OPC_SD;
14692 goto do_st;
14693 #endif
14694 case SB32:
14695 mips32_op = OPC_SB;
14696 goto do_st;
14697 case SH32:
14698 mips32_op = OPC_SH;
14699 goto do_st;
14700 case SW32:
14701 mips32_op = OPC_SW;
14702 goto do_st;
14703 do_ld:
14704 gen_ld(ctx, mips32_op, rt, rs, imm);
14705 break;
14706 do_st:
14707 gen_st(ctx, mips32_op, rt, rs, imm);
14708 break;
14709 default:
14710 generate_exception_end(ctx, EXCP_RI);
14711 break;
14712 }
14713 }
14714
14715 static int decode_micromips_opc (CPUMIPSState *env, DisasContext *ctx)
14716 {
14717 uint32_t op;
14718
14719 /* make sure instructions are on a halfword boundary */
14720 if (ctx->pc & 0x1) {
14721 env->CP0_BadVAddr = ctx->pc;
14722 generate_exception_end(ctx, EXCP_AdEL);
14723 return 2;
14724 }
14725
14726 op = (ctx->opcode >> 10) & 0x3f;
14727 /* Enforce properly-sized instructions in a delay slot */
14728 if (ctx->hflags & MIPS_HFLAG_BDS_STRICT) {
14729 switch (op & 0x7) { /* MSB-3..MSB-5 */
14730 case 0:
14731 /* POOL32A, POOL32B, POOL32I, POOL32C */
14732 case 4:
14733 /* ADDI32, ADDIU32, ORI32, XORI32, SLTI32, SLTIU32, ANDI32, JALX32 */
14734 case 5:
14735 /* LBU32, LHU32, POOL32F, JALS32, BEQ32, BNE32, J32, JAL32 */
14736 case 6:
14737 /* SB32, SH32, ADDIUPC, SWC132, SDC132, SW32 */
14738 case 7:
14739 /* LB32, LH32, LWC132, LDC132, LW32 */
14740 if (ctx->hflags & MIPS_HFLAG_BDS16) {
14741 generate_exception_end(ctx, EXCP_RI);
14742 return 2;
14743 }
14744 break;
14745 case 1:
14746 /* POOL16A, POOL16B, POOL16C, LWGP16, POOL16F */
14747 case 2:
14748 /* LBU16, LHU16, LWSP16, LW16, SB16, SH16, SWSP16, SW16 */
14749 case 3:
14750 /* MOVE16, ANDI16, POOL16D, POOL16E, BEQZ16, BNEZ16, B16, LI16 */
14751 if (ctx->hflags & MIPS_HFLAG_BDS32) {
14752 generate_exception_end(ctx, EXCP_RI);
14753 return 2;
14754 }
14755 break;
14756 }
14757 }
14758
14759 switch (op) {
14760 case POOL16A:
14761 {
14762 int rd = mmreg(uMIPS_RD(ctx->opcode));
14763 int rs1 = mmreg(uMIPS_RS1(ctx->opcode));
14764 int rs2 = mmreg(uMIPS_RS2(ctx->opcode));
14765 uint32_t opc = 0;
14766
14767 switch (ctx->opcode & 0x1) {
14768 case ADDU16:
14769 opc = OPC_ADDU;
14770 break;
14771 case SUBU16:
14772 opc = OPC_SUBU;
14773 break;
14774 }
14775 if (ctx->insn_flags & ISA_MIPS32R6) {
14776 /* In the Release 6 the register number location in
14777 * the instruction encoding has changed.
14778 */
14779 gen_arith(ctx, opc, rs1, rd, rs2);
14780 } else {
14781 gen_arith(ctx, opc, rd, rs1, rs2);
14782 }
14783 }
14784 break;
14785 case POOL16B:
14786 {
14787 int rd = mmreg(uMIPS_RD(ctx->opcode));
14788 int rs = mmreg(uMIPS_RS(ctx->opcode));
14789 int amount = (ctx->opcode >> 1) & 0x7;
14790 uint32_t opc = 0;
14791 amount = amount == 0 ? 8 : amount;
14792
14793 switch (ctx->opcode & 0x1) {
14794 case SLL16:
14795 opc = OPC_SLL;
14796 break;
14797 case SRL16:
14798 opc = OPC_SRL;
14799 break;
14800 }
14801
14802 gen_shift_imm(ctx, opc, rd, rs, amount);
14803 }
14804 break;
14805 case POOL16C:
14806 if (ctx->insn_flags & ISA_MIPS32R6) {
14807 gen_pool16c_r6_insn(ctx);
14808 } else {
14809 gen_pool16c_insn(ctx);
14810 }
14811 break;
14812 case LWGP16:
14813 {
14814 int rd = mmreg(uMIPS_RD(ctx->opcode));
14815 int rb = 28; /* GP */
14816 int16_t offset = SIMM(ctx->opcode, 0, 7) << 2;
14817
14818 gen_ld(ctx, OPC_LW, rd, rb, offset);
14819 }
14820 break;
14821 case POOL16F:
14822 check_insn_opc_removed(ctx, ISA_MIPS32R6);
14823 if (ctx->opcode & 1) {
14824 generate_exception_end(ctx, EXCP_RI);
14825 } else {
14826 /* MOVEP */
14827 int enc_dest = uMIPS_RD(ctx->opcode);
14828 int enc_rt = uMIPS_RS2(ctx->opcode);
14829 int enc_rs = uMIPS_RS1(ctx->opcode);
14830 gen_movep(ctx, enc_dest, enc_rt, enc_rs);
14831 }
14832 break;
14833 case LBU16:
14834 {
14835 int rd = mmreg(uMIPS_RD(ctx->opcode));
14836 int rb = mmreg(uMIPS_RS(ctx->opcode));
14837 int16_t offset = ZIMM(ctx->opcode, 0, 4);
14838 offset = (offset == 0xf ? -1 : offset);
14839
14840 gen_ld(ctx, OPC_LBU, rd, rb, offset);
14841 }
14842 break;
14843 case LHU16:
14844 {
14845 int rd = mmreg(uMIPS_RD(ctx->opcode));
14846 int rb = mmreg(uMIPS_RS(ctx->opcode));
14847 int16_t offset = ZIMM(ctx->opcode, 0, 4) << 1;
14848
14849 gen_ld(ctx, OPC_LHU, rd, rb, offset);
14850 }
14851 break;
14852 case LWSP16:
14853 {
14854 int rd = (ctx->opcode >> 5) & 0x1f;
14855 int rb = 29; /* SP */
14856 int16_t offset = ZIMM(ctx->opcode, 0, 5) << 2;
14857
14858 gen_ld(ctx, OPC_LW, rd, rb, offset);
14859 }
14860 break;
14861 case LW16:
14862 {
14863 int rd = mmreg(uMIPS_RD(ctx->opcode));
14864 int rb = mmreg(uMIPS_RS(ctx->opcode));
14865 int16_t offset = ZIMM(ctx->opcode, 0, 4) << 2;
14866
14867 gen_ld(ctx, OPC_LW, rd, rb, offset);
14868 }
14869 break;
14870 case SB16:
14871 {
14872 int rd = mmreg2(uMIPS_RD(ctx->opcode));
14873 int rb = mmreg(uMIPS_RS(ctx->opcode));
14874 int16_t offset = ZIMM(ctx->opcode, 0, 4);
14875
14876 gen_st(ctx, OPC_SB, rd, rb, offset);
14877 }
14878 break;
14879 case SH16:
14880 {
14881 int rd = mmreg2(uMIPS_RD(ctx->opcode));
14882 int rb = mmreg(uMIPS_RS(ctx->opcode));
14883 int16_t offset = ZIMM(ctx->opcode, 0, 4) << 1;
14884
14885 gen_st(ctx, OPC_SH, rd, rb, offset);
14886 }
14887 break;
14888 case SWSP16:
14889 {
14890 int rd = (ctx->opcode >> 5) & 0x1f;
14891 int rb = 29; /* SP */
14892 int16_t offset = ZIMM(ctx->opcode, 0, 5) << 2;
14893
14894 gen_st(ctx, OPC_SW, rd, rb, offset);
14895 }
14896 break;
14897 case SW16:
14898 {
14899 int rd = mmreg2(uMIPS_RD(ctx->opcode));
14900 int rb = mmreg(uMIPS_RS(ctx->opcode));
14901 int16_t offset = ZIMM(ctx->opcode, 0, 4) << 2;
14902
14903 gen_st(ctx, OPC_SW, rd, rb, offset);
14904 }
14905 break;
14906 case MOVE16:
14907 {
14908 int rd = uMIPS_RD5(ctx->opcode);
14909 int rs = uMIPS_RS5(ctx->opcode);
14910
14911 gen_arith(ctx, OPC_ADDU, rd, rs, 0);
14912 }
14913 break;
14914 case ANDI16:
14915 gen_andi16(ctx);
14916 break;
14917 case POOL16D:
14918 switch (ctx->opcode & 0x1) {
14919 case ADDIUS5:
14920 gen_addius5(ctx);
14921 break;
14922 case ADDIUSP:
14923 gen_addiusp(ctx);
14924 break;
14925 }
14926 break;
14927 case POOL16E:
14928 switch (ctx->opcode & 0x1) {
14929 case ADDIUR2:
14930 gen_addiur2(ctx);
14931 break;
14932 case ADDIUR1SP:
14933 gen_addiur1sp(ctx);
14934 break;
14935 }
14936 break;
14937 case B16: /* BC16 */
14938 gen_compute_branch(ctx, OPC_BEQ, 2, 0, 0,
14939 sextract32(ctx->opcode, 0, 10) << 1,
14940 (ctx->insn_flags & ISA_MIPS32R6) ? 0 : 4);
14941 break;
14942 case BNEZ16: /* BNEZC16 */
14943 case BEQZ16: /* BEQZC16 */
14944 gen_compute_branch(ctx, op == BNEZ16 ? OPC_BNE : OPC_BEQ, 2,
14945 mmreg(uMIPS_RD(ctx->opcode)),
14946 0, sextract32(ctx->opcode, 0, 7) << 1,
14947 (ctx->insn_flags & ISA_MIPS32R6) ? 0 : 4);
14948
14949 break;
14950 case LI16:
14951 {
14952 int reg = mmreg(uMIPS_RD(ctx->opcode));
14953 int imm = ZIMM(ctx->opcode, 0, 7);
14954
14955 imm = (imm == 0x7f ? -1 : imm);
14956 tcg_gen_movi_tl(cpu_gpr[reg], imm);
14957 }
14958 break;
14959 case RES_29:
14960 case RES_31:
14961 case RES_39:
14962 generate_exception_end(ctx, EXCP_RI);
14963 break;
14964 default:
14965 decode_micromips32_opc(env, ctx);
14966 return 4;
14967 }
14968
14969 return 2;
14970 }
14971
14972 /* SmartMIPS extension to MIPS32 */
14973
14974 #if defined(TARGET_MIPS64)
14975
14976 /* MDMX extension to MIPS64 */
14977
14978 #endif
14979
14980 /* MIPSDSP functions. */
14981 static void gen_mipsdsp_ld(DisasContext *ctx, uint32_t opc,
14982 int rd, int base, int offset)
14983 {
14984 TCGv t0;
14985
14986 check_dsp(ctx);
14987 t0 = tcg_temp_new();
14988
14989 if (base == 0) {
14990 gen_load_gpr(t0, offset);
14991 } else if (offset == 0) {
14992 gen_load_gpr(t0, base);
14993 } else {
14994 gen_op_addr_add(ctx, t0, cpu_gpr[base], cpu_gpr[offset]);
14995 }
14996
14997 switch (opc) {
14998 case OPC_LBUX:
14999 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_UB);
15000 gen_store_gpr(t0, rd);
15001 break;
15002 case OPC_LHX:
15003 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TESW);
15004 gen_store_gpr(t0, rd);
15005 break;
15006 case OPC_LWX:
15007 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TESL);
15008 gen_store_gpr(t0, rd);
15009 break;
15010 #if defined(TARGET_MIPS64)
15011 case OPC_LDX:
15012 tcg_gen_qemu_ld_tl(t0, t0, ctx->mem_idx, MO_TEQ);
15013 gen_store_gpr(t0, rd);
15014 break;
15015 #endif
15016 }
15017 tcg_temp_free(t0);
15018 }
15019
15020 static void gen_mipsdsp_arith(DisasContext *ctx, uint32_t op1, uint32_t op2,
15021 int ret, int v1, int v2)
15022 {
15023 TCGv v1_t;
15024 TCGv v2_t;
15025
15026 if (ret == 0) {
15027 /* Treat as NOP. */
15028 return;
15029 }
15030
15031 v1_t = tcg_temp_new();
15032 v2_t = tcg_temp_new();
15033
15034 gen_load_gpr(v1_t, v1);
15035 gen_load_gpr(v2_t, v2);
15036
15037 switch (op1) {
15038 /* OPC_MULT_G_2E is equal OPC_ADDUH_QB_DSP */
15039 case OPC_MULT_G_2E:
15040 check_dspr2(ctx);
15041 switch (op2) {
15042 case OPC_ADDUH_QB:
15043 gen_helper_adduh_qb(cpu_gpr[ret], v1_t, v2_t);
15044 break;
15045 case OPC_ADDUH_R_QB:
15046 gen_helper_adduh_r_qb(cpu_gpr[ret], v1_t, v2_t);
15047 break;
15048 case OPC_ADDQH_PH:
15049 gen_helper_addqh_ph(cpu_gpr[ret], v1_t, v2_t);
15050 break;
15051 case OPC_ADDQH_R_PH:
15052 gen_helper_addqh_r_ph(cpu_gpr[ret], v1_t, v2_t);
15053 break;
15054 case OPC_ADDQH_W:
15055 gen_helper_addqh_w(cpu_gpr[ret], v1_t, v2_t);
15056 break;
15057 case OPC_ADDQH_R_W:
15058 gen_helper_addqh_r_w(cpu_gpr[ret], v1_t, v2_t);
15059 break;
15060 case OPC_SUBUH_QB:
15061 gen_helper_subuh_qb(cpu_gpr[ret], v1_t, v2_t);
15062 break;
15063 case OPC_SUBUH_R_QB:
15064 gen_helper_subuh_r_qb(cpu_gpr[ret], v1_t, v2_t);
15065 break;
15066 case OPC_SUBQH_PH:
15067 gen_helper_subqh_ph(cpu_gpr[ret], v1_t, v2_t);
15068 break;
15069 case OPC_SUBQH_R_PH:
15070 gen_helper_subqh_r_ph(cpu_gpr[ret], v1_t, v2_t);
15071 break;
15072 case OPC_SUBQH_W:
15073 gen_helper_subqh_w(cpu_gpr[ret], v1_t, v2_t);
15074 break;
15075 case OPC_SUBQH_R_W:
15076 gen_helper_subqh_r_w(cpu_gpr[ret], v1_t, v2_t);
15077 break;
15078 }
15079 break;
15080 case OPC_ABSQ_S_PH_DSP:
15081 switch (op2) {
15082 case OPC_ABSQ_S_QB:
15083 check_dspr2(ctx);
15084 gen_helper_absq_s_qb(cpu_gpr[ret], v2_t, cpu_env);
15085 break;
15086 case OPC_ABSQ_S_PH:
15087 check_dsp(ctx);
15088 gen_helper_absq_s_ph(cpu_gpr[ret], v2_t, cpu_env);
15089 break;
15090 case OPC_ABSQ_S_W:
15091 check_dsp(ctx);
15092 gen_helper_absq_s_w(cpu_gpr[ret], v2_t, cpu_env);
15093 break;
15094 case OPC_PRECEQ_W_PHL:
15095 check_dsp(ctx);
15096 tcg_gen_andi_tl(cpu_gpr[ret], v2_t, 0xFFFF0000);
15097 tcg_gen_ext32s_tl(cpu_gpr[ret], cpu_gpr[ret]);
15098 break;
15099 case OPC_PRECEQ_W_PHR:
15100 check_dsp(ctx);
15101 tcg_gen_andi_tl(cpu_gpr[ret], v2_t, 0x0000FFFF);
15102 tcg_gen_shli_tl(cpu_gpr[ret], cpu_gpr[ret], 16);
15103 tcg_gen_ext32s_tl(cpu_gpr[ret], cpu_gpr[ret]);
15104 break;
15105 case OPC_PRECEQU_PH_QBL:
15106 check_dsp(ctx);
15107 gen_helper_precequ_ph_qbl(cpu_gpr[ret], v2_t);
15108 break;
15109 case OPC_PRECEQU_PH_QBR:
15110 check_dsp(ctx);
15111 gen_helper_precequ_ph_qbr(cpu_gpr[ret], v2_t);
15112 break;
15113 case OPC_PRECEQU_PH_QBLA:
15114 check_dsp(ctx);
15115 gen_helper_precequ_ph_qbla(cpu_gpr[ret], v2_t);
15116 break;
15117 case OPC_PRECEQU_PH_QBRA:
15118 check_dsp(ctx);
15119 gen_helper_precequ_ph_qbra(cpu_gpr[ret], v2_t);
15120 break;
15121 case OPC_PRECEU_PH_QBL:
15122 check_dsp(ctx);
15123 gen_helper_preceu_ph_qbl(cpu_gpr[ret], v2_t);
15124 break;
15125 case OPC_PRECEU_PH_QBR:
15126 check_dsp(ctx);
15127 gen_helper_preceu_ph_qbr(cpu_gpr[ret], v2_t);
15128 break;
15129 case OPC_PRECEU_PH_QBLA:
15130 check_dsp(ctx);
15131 gen_helper_preceu_ph_qbla(cpu_gpr[ret], v2_t);
15132 break;
15133 case OPC_PRECEU_PH_QBRA:
15134 check_dsp(ctx);
15135 gen_helper_preceu_ph_qbra(cpu_gpr[ret], v2_t);
15136 break;
15137 }
15138 break;
15139 case OPC_ADDU_QB_DSP:
15140 switch (op2) {
15141 case OPC_ADDQ_PH:
15142 check_dsp(ctx);
15143 gen_helper_addq_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15144 break;
15145 case OPC_ADDQ_S_PH:
15146 check_dsp(ctx);
15147 gen_helper_addq_s_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15148 break;
15149 case OPC_ADDQ_S_W:
15150 check_dsp(ctx);
15151 gen_helper_addq_s_w(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15152 break;
15153 case OPC_ADDU_QB:
15154 check_dsp(ctx);
15155 gen_helper_addu_qb(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15156 break;
15157 case OPC_ADDU_S_QB:
15158 check_dsp(ctx);
15159 gen_helper_addu_s_qb(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15160 break;
15161 case OPC_ADDU_PH:
15162 check_dspr2(ctx);
15163 gen_helper_addu_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15164 break;
15165 case OPC_ADDU_S_PH:
15166 check_dspr2(ctx);
15167 gen_helper_addu_s_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15168 break;
15169 case OPC_SUBQ_PH:
15170 check_dsp(ctx);
15171 gen_helper_subq_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15172 break;
15173 case OPC_SUBQ_S_PH:
15174 check_dsp(ctx);
15175 gen_helper_subq_s_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15176 break;
15177 case OPC_SUBQ_S_W:
15178 check_dsp(ctx);
15179 gen_helper_subq_s_w(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15180 break;
15181 case OPC_SUBU_QB:
15182 check_dsp(ctx);
15183 gen_helper_subu_qb(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15184 break;
15185 case OPC_SUBU_S_QB:
15186 check_dsp(ctx);
15187 gen_helper_subu_s_qb(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15188 break;
15189 case OPC_SUBU_PH:
15190 check_dspr2(ctx);
15191 gen_helper_subu_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15192 break;
15193 case OPC_SUBU_S_PH:
15194 check_dspr2(ctx);
15195 gen_helper_subu_s_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15196 break;
15197 case OPC_ADDSC:
15198 check_dsp(ctx);
15199 gen_helper_addsc(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15200 break;
15201 case OPC_ADDWC:
15202 check_dsp(ctx);
15203 gen_helper_addwc(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15204 break;
15205 case OPC_MODSUB:
15206 check_dsp(ctx);
15207 gen_helper_modsub(cpu_gpr[ret], v1_t, v2_t);
15208 break;
15209 case OPC_RADDU_W_QB:
15210 check_dsp(ctx);
15211 gen_helper_raddu_w_qb(cpu_gpr[ret], v1_t);
15212 break;
15213 }
15214 break;
15215 case OPC_CMPU_EQ_QB_DSP:
15216 switch (op2) {
15217 case OPC_PRECR_QB_PH:
15218 check_dspr2(ctx);
15219 gen_helper_precr_qb_ph(cpu_gpr[ret], v1_t, v2_t);
15220 break;
15221 case OPC_PRECRQ_QB_PH:
15222 check_dsp(ctx);
15223 gen_helper_precrq_qb_ph(cpu_gpr[ret], v1_t, v2_t);
15224 break;
15225 case OPC_PRECR_SRA_PH_W:
15226 check_dspr2(ctx);
15227 {
15228 TCGv_i32 sa_t = tcg_const_i32(v2);
15229 gen_helper_precr_sra_ph_w(cpu_gpr[ret], sa_t, v1_t,
15230 cpu_gpr[ret]);
15231 tcg_temp_free_i32(sa_t);
15232 break;
15233 }
15234 case OPC_PRECR_SRA_R_PH_W:
15235 check_dspr2(ctx);
15236 {
15237 TCGv_i32 sa_t = tcg_const_i32(v2);
15238 gen_helper_precr_sra_r_ph_w(cpu_gpr[ret], sa_t, v1_t,
15239 cpu_gpr[ret]);
15240 tcg_temp_free_i32(sa_t);
15241 break;
15242 }
15243 case OPC_PRECRQ_PH_W:
15244 check_dsp(ctx);
15245 gen_helper_precrq_ph_w(cpu_gpr[ret], v1_t, v2_t);
15246 break;
15247 case OPC_PRECRQ_RS_PH_W:
15248 check_dsp(ctx);
15249 gen_helper_precrq_rs_ph_w(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15250 break;
15251 case OPC_PRECRQU_S_QB_PH:
15252 check_dsp(ctx);
15253 gen_helper_precrqu_s_qb_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15254 break;
15255 }
15256 break;
15257 #ifdef TARGET_MIPS64
15258 case OPC_ABSQ_S_QH_DSP:
15259 switch (op2) {
15260 case OPC_PRECEQ_L_PWL:
15261 check_dsp(ctx);
15262 tcg_gen_andi_tl(cpu_gpr[ret], v2_t, 0xFFFFFFFF00000000ull);
15263 break;
15264 case OPC_PRECEQ_L_PWR:
15265 check_dsp(ctx);
15266 tcg_gen_shli_tl(cpu_gpr[ret], v2_t, 32);
15267 break;
15268 case OPC_PRECEQ_PW_QHL:
15269 check_dsp(ctx);
15270 gen_helper_preceq_pw_qhl(cpu_gpr[ret], v2_t);
15271 break;
15272 case OPC_PRECEQ_PW_QHR:
15273 check_dsp(ctx);
15274 gen_helper_preceq_pw_qhr(cpu_gpr[ret], v2_t);
15275 break;
15276 case OPC_PRECEQ_PW_QHLA:
15277 check_dsp(ctx);
15278 gen_helper_preceq_pw_qhla(cpu_gpr[ret], v2_t);
15279 break;
15280 case OPC_PRECEQ_PW_QHRA:
15281 check_dsp(ctx);
15282 gen_helper_preceq_pw_qhra(cpu_gpr[ret], v2_t);
15283 break;
15284 case OPC_PRECEQU_QH_OBL:
15285 check_dsp(ctx);
15286 gen_helper_precequ_qh_obl(cpu_gpr[ret], v2_t);
15287 break;
15288 case OPC_PRECEQU_QH_OBR:
15289 check_dsp(ctx);
15290 gen_helper_precequ_qh_obr(cpu_gpr[ret], v2_t);
15291 break;
15292 case OPC_PRECEQU_QH_OBLA:
15293 check_dsp(ctx);
15294 gen_helper_precequ_qh_obla(cpu_gpr[ret], v2_t);
15295 break;
15296 case OPC_PRECEQU_QH_OBRA:
15297 check_dsp(ctx);
15298 gen_helper_precequ_qh_obra(cpu_gpr[ret], v2_t);
15299 break;
15300 case OPC_PRECEU_QH_OBL:
15301 check_dsp(ctx);
15302 gen_helper_preceu_qh_obl(cpu_gpr[ret], v2_t);
15303 break;
15304 case OPC_PRECEU_QH_OBR:
15305 check_dsp(ctx);
15306 gen_helper_preceu_qh_obr(cpu_gpr[ret], v2_t);
15307 break;
15308 case OPC_PRECEU_QH_OBLA:
15309 check_dsp(ctx);
15310 gen_helper_preceu_qh_obla(cpu_gpr[ret], v2_t);
15311 break;
15312 case OPC_PRECEU_QH_OBRA:
15313 check_dsp(ctx);
15314 gen_helper_preceu_qh_obra(cpu_gpr[ret], v2_t);
15315 break;
15316 case OPC_ABSQ_S_OB:
15317 check_dspr2(ctx);
15318 gen_helper_absq_s_ob(cpu_gpr[ret], v2_t, cpu_env);
15319 break;
15320 case OPC_ABSQ_S_PW:
15321 check_dsp(ctx);
15322 gen_helper_absq_s_pw(cpu_gpr[ret], v2_t, cpu_env);
15323 break;
15324 case OPC_ABSQ_S_QH:
15325 check_dsp(ctx);
15326 gen_helper_absq_s_qh(cpu_gpr[ret], v2_t, cpu_env);
15327 break;
15328 }
15329 break;
15330 case OPC_ADDU_OB_DSP:
15331 switch (op2) {
15332 case OPC_RADDU_L_OB:
15333 check_dsp(ctx);
15334 gen_helper_raddu_l_ob(cpu_gpr[ret], v1_t);
15335 break;
15336 case OPC_SUBQ_PW:
15337 check_dsp(ctx);
15338 gen_helper_subq_pw(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15339 break;
15340 case OPC_SUBQ_S_PW:
15341 check_dsp(ctx);
15342 gen_helper_subq_s_pw(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15343 break;
15344 case OPC_SUBQ_QH:
15345 check_dsp(ctx);
15346 gen_helper_subq_qh(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15347 break;
15348 case OPC_SUBQ_S_QH:
15349 check_dsp(ctx);
15350 gen_helper_subq_s_qh(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15351 break;
15352 case OPC_SUBU_OB:
15353 check_dsp(ctx);
15354 gen_helper_subu_ob(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15355 break;
15356 case OPC_SUBU_S_OB:
15357 check_dsp(ctx);
15358 gen_helper_subu_s_ob(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15359 break;
15360 case OPC_SUBU_QH:
15361 check_dspr2(ctx);
15362 gen_helper_subu_qh(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15363 break;
15364 case OPC_SUBU_S_QH:
15365 check_dspr2(ctx);
15366 gen_helper_subu_s_qh(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15367 break;
15368 case OPC_SUBUH_OB:
15369 check_dspr2(ctx);
15370 gen_helper_subuh_ob(cpu_gpr[ret], v1_t, v2_t);
15371 break;
15372 case OPC_SUBUH_R_OB:
15373 check_dspr2(ctx);
15374 gen_helper_subuh_r_ob(cpu_gpr[ret], v1_t, v2_t);
15375 break;
15376 case OPC_ADDQ_PW:
15377 check_dsp(ctx);
15378 gen_helper_addq_pw(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15379 break;
15380 case OPC_ADDQ_S_PW:
15381 check_dsp(ctx);
15382 gen_helper_addq_s_pw(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15383 break;
15384 case OPC_ADDQ_QH:
15385 check_dsp(ctx);
15386 gen_helper_addq_qh(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15387 break;
15388 case OPC_ADDQ_S_QH:
15389 check_dsp(ctx);
15390 gen_helper_addq_s_qh(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15391 break;
15392 case OPC_ADDU_OB:
15393 check_dsp(ctx);
15394 gen_helper_addu_ob(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15395 break;
15396 case OPC_ADDU_S_OB:
15397 check_dsp(ctx);
15398 gen_helper_addu_s_ob(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15399 break;
15400 case OPC_ADDU_QH:
15401 check_dspr2(ctx);
15402 gen_helper_addu_qh(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15403 break;
15404 case OPC_ADDU_S_QH:
15405 check_dspr2(ctx);
15406 gen_helper_addu_s_qh(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15407 break;
15408 case OPC_ADDUH_OB:
15409 check_dspr2(ctx);
15410 gen_helper_adduh_ob(cpu_gpr[ret], v1_t, v2_t);
15411 break;
15412 case OPC_ADDUH_R_OB:
15413 check_dspr2(ctx);
15414 gen_helper_adduh_r_ob(cpu_gpr[ret], v1_t, v2_t);
15415 break;
15416 }
15417 break;
15418 case OPC_CMPU_EQ_OB_DSP:
15419 switch (op2) {
15420 case OPC_PRECR_OB_QH:
15421 check_dspr2(ctx);
15422 gen_helper_precr_ob_qh(cpu_gpr[ret], v1_t, v2_t);
15423 break;
15424 case OPC_PRECR_SRA_QH_PW:
15425 check_dspr2(ctx);
15426 {
15427 TCGv_i32 ret_t = tcg_const_i32(ret);
15428 gen_helper_precr_sra_qh_pw(v2_t, v1_t, v2_t, ret_t);
15429 tcg_temp_free_i32(ret_t);
15430 break;
15431 }
15432 case OPC_PRECR_SRA_R_QH_PW:
15433 check_dspr2(ctx);
15434 {
15435 TCGv_i32 sa_v = tcg_const_i32(ret);
15436 gen_helper_precr_sra_r_qh_pw(v2_t, v1_t, v2_t, sa_v);
15437 tcg_temp_free_i32(sa_v);
15438 break;
15439 }
15440 case OPC_PRECRQ_OB_QH:
15441 check_dsp(ctx);
15442 gen_helper_precrq_ob_qh(cpu_gpr[ret], v1_t, v2_t);
15443 break;
15444 case OPC_PRECRQ_PW_L:
15445 check_dsp(ctx);
15446 gen_helper_precrq_pw_l(cpu_gpr[ret], v1_t, v2_t);
15447 break;
15448 case OPC_PRECRQ_QH_PW:
15449 check_dsp(ctx);
15450 gen_helper_precrq_qh_pw(cpu_gpr[ret], v1_t, v2_t);
15451 break;
15452 case OPC_PRECRQ_RS_QH_PW:
15453 check_dsp(ctx);
15454 gen_helper_precrq_rs_qh_pw(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15455 break;
15456 case OPC_PRECRQU_S_OB_QH:
15457 check_dsp(ctx);
15458 gen_helper_precrqu_s_ob_qh(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15459 break;
15460 }
15461 break;
15462 #endif
15463 }
15464
15465 tcg_temp_free(v1_t);
15466 tcg_temp_free(v2_t);
15467 }
15468
15469 static void gen_mipsdsp_shift(DisasContext *ctx, uint32_t opc,
15470 int ret, int v1, int v2)
15471 {
15472 uint32_t op2;
15473 TCGv t0;
15474 TCGv v1_t;
15475 TCGv v2_t;
15476
15477 if (ret == 0) {
15478 /* Treat as NOP. */
15479 return;
15480 }
15481
15482 t0 = tcg_temp_new();
15483 v1_t = tcg_temp_new();
15484 v2_t = tcg_temp_new();
15485
15486 tcg_gen_movi_tl(t0, v1);
15487 gen_load_gpr(v1_t, v1);
15488 gen_load_gpr(v2_t, v2);
15489
15490 switch (opc) {
15491 case OPC_SHLL_QB_DSP:
15492 {
15493 op2 = MASK_SHLL_QB(ctx->opcode);
15494 switch (op2) {
15495 case OPC_SHLL_QB:
15496 check_dsp(ctx);
15497 gen_helper_shll_qb(cpu_gpr[ret], t0, v2_t, cpu_env);
15498 break;
15499 case OPC_SHLLV_QB:
15500 check_dsp(ctx);
15501 gen_helper_shll_qb(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15502 break;
15503 case OPC_SHLL_PH:
15504 check_dsp(ctx);
15505 gen_helper_shll_ph(cpu_gpr[ret], t0, v2_t, cpu_env);
15506 break;
15507 case OPC_SHLLV_PH:
15508 check_dsp(ctx);
15509 gen_helper_shll_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15510 break;
15511 case OPC_SHLL_S_PH:
15512 check_dsp(ctx);
15513 gen_helper_shll_s_ph(cpu_gpr[ret], t0, v2_t, cpu_env);
15514 break;
15515 case OPC_SHLLV_S_PH:
15516 check_dsp(ctx);
15517 gen_helper_shll_s_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15518 break;
15519 case OPC_SHLL_S_W:
15520 check_dsp(ctx);
15521 gen_helper_shll_s_w(cpu_gpr[ret], t0, v2_t, cpu_env);
15522 break;
15523 case OPC_SHLLV_S_W:
15524 check_dsp(ctx);
15525 gen_helper_shll_s_w(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15526 break;
15527 case OPC_SHRL_QB:
15528 check_dsp(ctx);
15529 gen_helper_shrl_qb(cpu_gpr[ret], t0, v2_t);
15530 break;
15531 case OPC_SHRLV_QB:
15532 check_dsp(ctx);
15533 gen_helper_shrl_qb(cpu_gpr[ret], v1_t, v2_t);
15534 break;
15535 case OPC_SHRL_PH:
15536 check_dspr2(ctx);
15537 gen_helper_shrl_ph(cpu_gpr[ret], t0, v2_t);
15538 break;
15539 case OPC_SHRLV_PH:
15540 check_dspr2(ctx);
15541 gen_helper_shrl_ph(cpu_gpr[ret], v1_t, v2_t);
15542 break;
15543 case OPC_SHRA_QB:
15544 check_dspr2(ctx);
15545 gen_helper_shra_qb(cpu_gpr[ret], t0, v2_t);
15546 break;
15547 case OPC_SHRA_R_QB:
15548 check_dspr2(ctx);
15549 gen_helper_shra_r_qb(cpu_gpr[ret], t0, v2_t);
15550 break;
15551 case OPC_SHRAV_QB:
15552 check_dspr2(ctx);
15553 gen_helper_shra_qb(cpu_gpr[ret], v1_t, v2_t);
15554 break;
15555 case OPC_SHRAV_R_QB:
15556 check_dspr2(ctx);
15557 gen_helper_shra_r_qb(cpu_gpr[ret], v1_t, v2_t);
15558 break;
15559 case OPC_SHRA_PH:
15560 check_dsp(ctx);
15561 gen_helper_shra_ph(cpu_gpr[ret], t0, v2_t);
15562 break;
15563 case OPC_SHRA_R_PH:
15564 check_dsp(ctx);
15565 gen_helper_shra_r_ph(cpu_gpr[ret], t0, v2_t);
15566 break;
15567 case OPC_SHRAV_PH:
15568 check_dsp(ctx);
15569 gen_helper_shra_ph(cpu_gpr[ret], v1_t, v2_t);
15570 break;
15571 case OPC_SHRAV_R_PH:
15572 check_dsp(ctx);
15573 gen_helper_shra_r_ph(cpu_gpr[ret], v1_t, v2_t);
15574 break;
15575 case OPC_SHRA_R_W:
15576 check_dsp(ctx);
15577 gen_helper_shra_r_w(cpu_gpr[ret], t0, v2_t);
15578 break;
15579 case OPC_SHRAV_R_W:
15580 check_dsp(ctx);
15581 gen_helper_shra_r_w(cpu_gpr[ret], v1_t, v2_t);
15582 break;
15583 default: /* Invalid */
15584 MIPS_INVAL("MASK SHLL.QB");
15585 generate_exception_end(ctx, EXCP_RI);
15586 break;
15587 }
15588 break;
15589 }
15590 #ifdef TARGET_MIPS64
15591 case OPC_SHLL_OB_DSP:
15592 op2 = MASK_SHLL_OB(ctx->opcode);
15593 switch (op2) {
15594 case OPC_SHLL_PW:
15595 check_dsp(ctx);
15596 gen_helper_shll_pw(cpu_gpr[ret], v2_t, t0, cpu_env);
15597 break;
15598 case OPC_SHLLV_PW:
15599 check_dsp(ctx);
15600 gen_helper_shll_pw(cpu_gpr[ret], v2_t, v1_t, cpu_env);
15601 break;
15602 case OPC_SHLL_S_PW:
15603 check_dsp(ctx);
15604 gen_helper_shll_s_pw(cpu_gpr[ret], v2_t, t0, cpu_env);
15605 break;
15606 case OPC_SHLLV_S_PW:
15607 check_dsp(ctx);
15608 gen_helper_shll_s_pw(cpu_gpr[ret], v2_t, v1_t, cpu_env);
15609 break;
15610 case OPC_SHLL_OB:
15611 check_dsp(ctx);
15612 gen_helper_shll_ob(cpu_gpr[ret], v2_t, t0, cpu_env);
15613 break;
15614 case OPC_SHLLV_OB:
15615 check_dsp(ctx);
15616 gen_helper_shll_ob(cpu_gpr[ret], v2_t, v1_t, cpu_env);
15617 break;
15618 case OPC_SHLL_QH:
15619 check_dsp(ctx);
15620 gen_helper_shll_qh(cpu_gpr[ret], v2_t, t0, cpu_env);
15621 break;
15622 case OPC_SHLLV_QH:
15623 check_dsp(ctx);
15624 gen_helper_shll_qh(cpu_gpr[ret], v2_t, v1_t, cpu_env);
15625 break;
15626 case OPC_SHLL_S_QH:
15627 check_dsp(ctx);
15628 gen_helper_shll_s_qh(cpu_gpr[ret], v2_t, t0, cpu_env);
15629 break;
15630 case OPC_SHLLV_S_QH:
15631 check_dsp(ctx);
15632 gen_helper_shll_s_qh(cpu_gpr[ret], v2_t, v1_t, cpu_env);
15633 break;
15634 case OPC_SHRA_OB:
15635 check_dspr2(ctx);
15636 gen_helper_shra_ob(cpu_gpr[ret], v2_t, t0);
15637 break;
15638 case OPC_SHRAV_OB:
15639 check_dspr2(ctx);
15640 gen_helper_shra_ob(cpu_gpr[ret], v2_t, v1_t);
15641 break;
15642 case OPC_SHRA_R_OB:
15643 check_dspr2(ctx);
15644 gen_helper_shra_r_ob(cpu_gpr[ret], v2_t, t0);
15645 break;
15646 case OPC_SHRAV_R_OB:
15647 check_dspr2(ctx);
15648 gen_helper_shra_r_ob(cpu_gpr[ret], v2_t, v1_t);
15649 break;
15650 case OPC_SHRA_PW:
15651 check_dsp(ctx);
15652 gen_helper_shra_pw(cpu_gpr[ret], v2_t, t0);
15653 break;
15654 case OPC_SHRAV_PW:
15655 check_dsp(ctx);
15656 gen_helper_shra_pw(cpu_gpr[ret], v2_t, v1_t);
15657 break;
15658 case OPC_SHRA_R_PW:
15659 check_dsp(ctx);
15660 gen_helper_shra_r_pw(cpu_gpr[ret], v2_t, t0);
15661 break;
15662 case OPC_SHRAV_R_PW:
15663 check_dsp(ctx);
15664 gen_helper_shra_r_pw(cpu_gpr[ret], v2_t, v1_t);
15665 break;
15666 case OPC_SHRA_QH:
15667 check_dsp(ctx);
15668 gen_helper_shra_qh(cpu_gpr[ret], v2_t, t0);
15669 break;
15670 case OPC_SHRAV_QH:
15671 check_dsp(ctx);
15672 gen_helper_shra_qh(cpu_gpr[ret], v2_t, v1_t);
15673 break;
15674 case OPC_SHRA_R_QH:
15675 check_dsp(ctx);
15676 gen_helper_shra_r_qh(cpu_gpr[ret], v2_t, t0);
15677 break;
15678 case OPC_SHRAV_R_QH:
15679 check_dsp(ctx);
15680 gen_helper_shra_r_qh(cpu_gpr[ret], v2_t, v1_t);
15681 break;
15682 case OPC_SHRL_OB:
15683 check_dsp(ctx);
15684 gen_helper_shrl_ob(cpu_gpr[ret], v2_t, t0);
15685 break;
15686 case OPC_SHRLV_OB:
15687 check_dsp(ctx);
15688 gen_helper_shrl_ob(cpu_gpr[ret], v2_t, v1_t);
15689 break;
15690 case OPC_SHRL_QH:
15691 check_dspr2(ctx);
15692 gen_helper_shrl_qh(cpu_gpr[ret], v2_t, t0);
15693 break;
15694 case OPC_SHRLV_QH:
15695 check_dspr2(ctx);
15696 gen_helper_shrl_qh(cpu_gpr[ret], v2_t, v1_t);
15697 break;
15698 default: /* Invalid */
15699 MIPS_INVAL("MASK SHLL.OB");
15700 generate_exception_end(ctx, EXCP_RI);
15701 break;
15702 }
15703 break;
15704 #endif
15705 }
15706
15707 tcg_temp_free(t0);
15708 tcg_temp_free(v1_t);
15709 tcg_temp_free(v2_t);
15710 }
15711
15712 static void gen_mipsdsp_multiply(DisasContext *ctx, uint32_t op1, uint32_t op2,
15713 int ret, int v1, int v2, int check_ret)
15714 {
15715 TCGv_i32 t0;
15716 TCGv v1_t;
15717 TCGv v2_t;
15718
15719 if ((ret == 0) && (check_ret == 1)) {
15720 /* Treat as NOP. */
15721 return;
15722 }
15723
15724 t0 = tcg_temp_new_i32();
15725 v1_t = tcg_temp_new();
15726 v2_t = tcg_temp_new();
15727
15728 tcg_gen_movi_i32(t0, ret);
15729 gen_load_gpr(v1_t, v1);
15730 gen_load_gpr(v2_t, v2);
15731
15732 switch (op1) {
15733 /* OPC_MULT_G_2E, OPC_ADDUH_QB_DSP, OPC_MUL_PH_DSP have
15734 * the same mask and op1. */
15735 case OPC_MULT_G_2E:
15736 check_dspr2(ctx);
15737 switch (op2) {
15738 case OPC_MUL_PH:
15739 gen_helper_mul_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15740 break;
15741 case OPC_MUL_S_PH:
15742 gen_helper_mul_s_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15743 break;
15744 case OPC_MULQ_S_W:
15745 gen_helper_mulq_s_w(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15746 break;
15747 case OPC_MULQ_RS_W:
15748 gen_helper_mulq_rs_w(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15749 break;
15750 }
15751 break;
15752 case OPC_DPA_W_PH_DSP:
15753 switch (op2) {
15754 case OPC_DPAU_H_QBL:
15755 check_dsp(ctx);
15756 gen_helper_dpau_h_qbl(t0, v1_t, v2_t, cpu_env);
15757 break;
15758 case OPC_DPAU_H_QBR:
15759 check_dsp(ctx);
15760 gen_helper_dpau_h_qbr(t0, v1_t, v2_t, cpu_env);
15761 break;
15762 case OPC_DPSU_H_QBL:
15763 check_dsp(ctx);
15764 gen_helper_dpsu_h_qbl(t0, v1_t, v2_t, cpu_env);
15765 break;
15766 case OPC_DPSU_H_QBR:
15767 check_dsp(ctx);
15768 gen_helper_dpsu_h_qbr(t0, v1_t, v2_t, cpu_env);
15769 break;
15770 case OPC_DPA_W_PH:
15771 check_dspr2(ctx);
15772 gen_helper_dpa_w_ph(t0, v1_t, v2_t, cpu_env);
15773 break;
15774 case OPC_DPAX_W_PH:
15775 check_dspr2(ctx);
15776 gen_helper_dpax_w_ph(t0, v1_t, v2_t, cpu_env);
15777 break;
15778 case OPC_DPAQ_S_W_PH:
15779 check_dsp(ctx);
15780 gen_helper_dpaq_s_w_ph(t0, v1_t, v2_t, cpu_env);
15781 break;
15782 case OPC_DPAQX_S_W_PH:
15783 check_dspr2(ctx);
15784 gen_helper_dpaqx_s_w_ph(t0, v1_t, v2_t, cpu_env);
15785 break;
15786 case OPC_DPAQX_SA_W_PH:
15787 check_dspr2(ctx);
15788 gen_helper_dpaqx_sa_w_ph(t0, v1_t, v2_t, cpu_env);
15789 break;
15790 case OPC_DPS_W_PH:
15791 check_dspr2(ctx);
15792 gen_helper_dps_w_ph(t0, v1_t, v2_t, cpu_env);
15793 break;
15794 case OPC_DPSX_W_PH:
15795 check_dspr2(ctx);
15796 gen_helper_dpsx_w_ph(t0, v1_t, v2_t, cpu_env);
15797 break;
15798 case OPC_DPSQ_S_W_PH:
15799 check_dsp(ctx);
15800 gen_helper_dpsq_s_w_ph(t0, v1_t, v2_t, cpu_env);
15801 break;
15802 case OPC_DPSQX_S_W_PH:
15803 check_dspr2(ctx);
15804 gen_helper_dpsqx_s_w_ph(t0, v1_t, v2_t, cpu_env);
15805 break;
15806 case OPC_DPSQX_SA_W_PH:
15807 check_dspr2(ctx);
15808 gen_helper_dpsqx_sa_w_ph(t0, v1_t, v2_t, cpu_env);
15809 break;
15810 case OPC_MULSAQ_S_W_PH:
15811 check_dsp(ctx);
15812 gen_helper_mulsaq_s_w_ph(t0, v1_t, v2_t, cpu_env);
15813 break;
15814 case OPC_DPAQ_SA_L_W:
15815 check_dsp(ctx);
15816 gen_helper_dpaq_sa_l_w(t0, v1_t, v2_t, cpu_env);
15817 break;
15818 case OPC_DPSQ_SA_L_W:
15819 check_dsp(ctx);
15820 gen_helper_dpsq_sa_l_w(t0, v1_t, v2_t, cpu_env);
15821 break;
15822 case OPC_MAQ_S_W_PHL:
15823 check_dsp(ctx);
15824 gen_helper_maq_s_w_phl(t0, v1_t, v2_t, cpu_env);
15825 break;
15826 case OPC_MAQ_S_W_PHR:
15827 check_dsp(ctx);
15828 gen_helper_maq_s_w_phr(t0, v1_t, v2_t, cpu_env);
15829 break;
15830 case OPC_MAQ_SA_W_PHL:
15831 check_dsp(ctx);
15832 gen_helper_maq_sa_w_phl(t0, v1_t, v2_t, cpu_env);
15833 break;
15834 case OPC_MAQ_SA_W_PHR:
15835 check_dsp(ctx);
15836 gen_helper_maq_sa_w_phr(t0, v1_t, v2_t, cpu_env);
15837 break;
15838 case OPC_MULSA_W_PH:
15839 check_dspr2(ctx);
15840 gen_helper_mulsa_w_ph(t0, v1_t, v2_t, cpu_env);
15841 break;
15842 }
15843 break;
15844 #ifdef TARGET_MIPS64
15845 case OPC_DPAQ_W_QH_DSP:
15846 {
15847 int ac = ret & 0x03;
15848 tcg_gen_movi_i32(t0, ac);
15849
15850 switch (op2) {
15851 case OPC_DMADD:
15852 check_dsp(ctx);
15853 gen_helper_dmadd(v1_t, v2_t, t0, cpu_env);
15854 break;
15855 case OPC_DMADDU:
15856 check_dsp(ctx);
15857 gen_helper_dmaddu(v1_t, v2_t, t0, cpu_env);
15858 break;
15859 case OPC_DMSUB:
15860 check_dsp(ctx);
15861 gen_helper_dmsub(v1_t, v2_t, t0, cpu_env);
15862 break;
15863 case OPC_DMSUBU:
15864 check_dsp(ctx);
15865 gen_helper_dmsubu(v1_t, v2_t, t0, cpu_env);
15866 break;
15867 case OPC_DPA_W_QH:
15868 check_dspr2(ctx);
15869 gen_helper_dpa_w_qh(v1_t, v2_t, t0, cpu_env);
15870 break;
15871 case OPC_DPAQ_S_W_QH:
15872 check_dsp(ctx);
15873 gen_helper_dpaq_s_w_qh(v1_t, v2_t, t0, cpu_env);
15874 break;
15875 case OPC_DPAQ_SA_L_PW:
15876 check_dsp(ctx);
15877 gen_helper_dpaq_sa_l_pw(v1_t, v2_t, t0, cpu_env);
15878 break;
15879 case OPC_DPAU_H_OBL:
15880 check_dsp(ctx);
15881 gen_helper_dpau_h_obl(v1_t, v2_t, t0, cpu_env);
15882 break;
15883 case OPC_DPAU_H_OBR:
15884 check_dsp(ctx);
15885 gen_helper_dpau_h_obr(v1_t, v2_t, t0, cpu_env);
15886 break;
15887 case OPC_DPS_W_QH:
15888 check_dspr2(ctx);
15889 gen_helper_dps_w_qh(v1_t, v2_t, t0, cpu_env);
15890 break;
15891 case OPC_DPSQ_S_W_QH:
15892 check_dsp(ctx);
15893 gen_helper_dpsq_s_w_qh(v1_t, v2_t, t0, cpu_env);
15894 break;
15895 case OPC_DPSQ_SA_L_PW:
15896 check_dsp(ctx);
15897 gen_helper_dpsq_sa_l_pw(v1_t, v2_t, t0, cpu_env);
15898 break;
15899 case OPC_DPSU_H_OBL:
15900 check_dsp(ctx);
15901 gen_helper_dpsu_h_obl(v1_t, v2_t, t0, cpu_env);
15902 break;
15903 case OPC_DPSU_H_OBR:
15904 check_dsp(ctx);
15905 gen_helper_dpsu_h_obr(v1_t, v2_t, t0, cpu_env);
15906 break;
15907 case OPC_MAQ_S_L_PWL:
15908 check_dsp(ctx);
15909 gen_helper_maq_s_l_pwl(v1_t, v2_t, t0, cpu_env);
15910 break;
15911 case OPC_MAQ_S_L_PWR:
15912 check_dsp(ctx);
15913 gen_helper_maq_s_l_pwr(v1_t, v2_t, t0, cpu_env);
15914 break;
15915 case OPC_MAQ_S_W_QHLL:
15916 check_dsp(ctx);
15917 gen_helper_maq_s_w_qhll(v1_t, v2_t, t0, cpu_env);
15918 break;
15919 case OPC_MAQ_SA_W_QHLL:
15920 check_dsp(ctx);
15921 gen_helper_maq_sa_w_qhll(v1_t, v2_t, t0, cpu_env);
15922 break;
15923 case OPC_MAQ_S_W_QHLR:
15924 check_dsp(ctx);
15925 gen_helper_maq_s_w_qhlr(v1_t, v2_t, t0, cpu_env);
15926 break;
15927 case OPC_MAQ_SA_W_QHLR:
15928 check_dsp(ctx);
15929 gen_helper_maq_sa_w_qhlr(v1_t, v2_t, t0, cpu_env);
15930 break;
15931 case OPC_MAQ_S_W_QHRL:
15932 check_dsp(ctx);
15933 gen_helper_maq_s_w_qhrl(v1_t, v2_t, t0, cpu_env);
15934 break;
15935 case OPC_MAQ_SA_W_QHRL:
15936 check_dsp(ctx);
15937 gen_helper_maq_sa_w_qhrl(v1_t, v2_t, t0, cpu_env);
15938 break;
15939 case OPC_MAQ_S_W_QHRR:
15940 check_dsp(ctx);
15941 gen_helper_maq_s_w_qhrr(v1_t, v2_t, t0, cpu_env);
15942 break;
15943 case OPC_MAQ_SA_W_QHRR:
15944 check_dsp(ctx);
15945 gen_helper_maq_sa_w_qhrr(v1_t, v2_t, t0, cpu_env);
15946 break;
15947 case OPC_MULSAQ_S_L_PW:
15948 check_dsp(ctx);
15949 gen_helper_mulsaq_s_l_pw(v1_t, v2_t, t0, cpu_env);
15950 break;
15951 case OPC_MULSAQ_S_W_QH:
15952 check_dsp(ctx);
15953 gen_helper_mulsaq_s_w_qh(v1_t, v2_t, t0, cpu_env);
15954 break;
15955 }
15956 }
15957 break;
15958 #endif
15959 case OPC_ADDU_QB_DSP:
15960 switch (op2) {
15961 case OPC_MULEU_S_PH_QBL:
15962 check_dsp(ctx);
15963 gen_helper_muleu_s_ph_qbl(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15964 break;
15965 case OPC_MULEU_S_PH_QBR:
15966 check_dsp(ctx);
15967 gen_helper_muleu_s_ph_qbr(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15968 break;
15969 case OPC_MULQ_RS_PH:
15970 check_dsp(ctx);
15971 gen_helper_mulq_rs_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15972 break;
15973 case OPC_MULEQ_S_W_PHL:
15974 check_dsp(ctx);
15975 gen_helper_muleq_s_w_phl(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15976 break;
15977 case OPC_MULEQ_S_W_PHR:
15978 check_dsp(ctx);
15979 gen_helper_muleq_s_w_phr(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15980 break;
15981 case OPC_MULQ_S_PH:
15982 check_dspr2(ctx);
15983 gen_helper_mulq_s_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15984 break;
15985 }
15986 break;
15987 #ifdef TARGET_MIPS64
15988 case OPC_ADDU_OB_DSP:
15989 switch (op2) {
15990 case OPC_MULEQ_S_PW_QHL:
15991 check_dsp(ctx);
15992 gen_helper_muleq_s_pw_qhl(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15993 break;
15994 case OPC_MULEQ_S_PW_QHR:
15995 check_dsp(ctx);
15996 gen_helper_muleq_s_pw_qhr(cpu_gpr[ret], v1_t, v2_t, cpu_env);
15997 break;
15998 case OPC_MULEU_S_QH_OBL:
15999 check_dsp(ctx);
16000 gen_helper_muleu_s_qh_obl(cpu_gpr[ret], v1_t, v2_t, cpu_env);
16001 break;
16002 case OPC_MULEU_S_QH_OBR:
16003 check_dsp(ctx);
16004 gen_helper_muleu_s_qh_obr(cpu_gpr[ret], v1_t, v2_t, cpu_env);
16005 break;
16006 case OPC_MULQ_RS_QH:
16007 check_dsp(ctx);
16008 gen_helper_mulq_rs_qh(cpu_gpr[ret], v1_t, v2_t, cpu_env);
16009 break;
16010 }
16011 break;
16012 #endif
16013 }
16014
16015 tcg_temp_free_i32(t0);
16016 tcg_temp_free(v1_t);
16017 tcg_temp_free(v2_t);
16018 }
16019
16020 static void gen_mipsdsp_bitinsn(DisasContext *ctx, uint32_t op1, uint32_t op2,
16021 int ret, int val)
16022 {
16023 int16_t imm;
16024 TCGv t0;
16025 TCGv val_t;
16026
16027 if (ret == 0) {
16028 /* Treat as NOP. */
16029 return;
16030 }
16031
16032 t0 = tcg_temp_new();
16033 val_t = tcg_temp_new();
16034 gen_load_gpr(val_t, val);
16035
16036 switch (op1) {
16037 case OPC_ABSQ_S_PH_DSP:
16038 switch (op2) {
16039 case OPC_BITREV:
16040 check_dsp(ctx);
16041 gen_helper_bitrev(cpu_gpr[ret], val_t);
16042 break;
16043 case OPC_REPL_QB:
16044 check_dsp(ctx);
16045 {
16046 target_long result;
16047 imm = (ctx->opcode >> 16) & 0xFF;
16048 result = (uint32_t)imm << 24 |
16049 (uint32_t)imm << 16 |
16050 (uint32_t)imm << 8 |
16051 (uint32_t)imm;
16052 result = (int32_t)result;
16053 tcg_gen_movi_tl(cpu_gpr[ret], result);
16054 }
16055 break;
16056 case OPC_REPLV_QB:
16057 check_dsp(ctx);
16058 tcg_gen_ext8u_tl(cpu_gpr[ret], val_t);
16059 tcg_gen_shli_tl(t0, cpu_gpr[ret], 8);
16060 tcg_gen_or_tl(cpu_gpr[ret], cpu_gpr[ret], t0);
16061 tcg_gen_shli_tl(t0, cpu_gpr[ret], 16);
16062 tcg_gen_or_tl(cpu_gpr[ret], cpu_gpr[ret], t0);
16063 tcg_gen_ext32s_tl(cpu_gpr[ret], cpu_gpr[ret]);
16064 break;
16065 case OPC_REPL_PH:
16066 check_dsp(ctx);
16067 {
16068 imm = (ctx->opcode >> 16) & 0x03FF;
16069 imm = (int16_t)(imm << 6) >> 6;
16070 tcg_gen_movi_tl(cpu_gpr[ret], \
16071 (target_long)((int32_t)imm << 16 | \
16072 (uint16_t)imm));
16073 }
16074 break;
16075 case OPC_REPLV_PH:
16076 check_dsp(ctx);
16077 tcg_gen_ext16u_tl(cpu_gpr[ret], val_t);
16078 tcg_gen_shli_tl(t0, cpu_gpr[ret], 16);
16079 tcg_gen_or_tl(cpu_gpr[ret], cpu_gpr[ret], t0);
16080 tcg_gen_ext32s_tl(cpu_gpr[ret], cpu_gpr[ret]);
16081 break;
16082 }
16083 break;
16084 #ifdef TARGET_MIPS64
16085 case OPC_ABSQ_S_QH_DSP:
16086 switch (op2) {
16087 case OPC_REPL_OB:
16088 check_dsp(ctx);
16089 {
16090 target_long temp;
16091
16092 imm = (ctx->opcode >> 16) & 0xFF;
16093 temp = ((uint64_t)imm << 8) | (uint64_t)imm;
16094 temp = (temp << 16) | temp;
16095 temp = (temp << 32) | temp;
16096 tcg_gen_movi_tl(cpu_gpr[ret], temp);
16097 break;
16098 }
16099 case OPC_REPL_PW:
16100 check_dsp(ctx);
16101 {
16102 target_long temp;
16103
16104 imm = (ctx->opcode >> 16) & 0x03FF;
16105 imm = (int16_t)(imm << 6) >> 6;
16106 temp = ((target_long)imm << 32) \
16107 | ((target_long)imm & 0xFFFFFFFF);
16108 tcg_gen_movi_tl(cpu_gpr[ret], temp);
16109 break;
16110 }
16111 case OPC_REPL_QH:
16112 check_dsp(ctx);
16113 {
16114 target_long temp;
16115
16116 imm = (ctx->opcode >> 16) & 0x03FF;
16117 imm = (int16_t)(imm << 6) >> 6;
16118
16119 temp = ((uint64_t)(uint16_t)imm << 48) |
16120 ((uint64_t)(uint16_t)imm << 32) |
16121 ((uint64_t)(uint16_t)imm << 16) |
16122 (uint64_t)(uint16_t)imm;
16123 tcg_gen_movi_tl(cpu_gpr[ret], temp);
16124 break;
16125 }
16126 case OPC_REPLV_OB:
16127 check_dsp(ctx);
16128 tcg_gen_ext8u_tl(cpu_gpr[ret], val_t);
16129 tcg_gen_shli_tl(t0, cpu_gpr[ret], 8);
16130 tcg_gen_or_tl(cpu_gpr[ret], cpu_gpr[ret], t0);
16131 tcg_gen_shli_tl(t0, cpu_gpr[ret], 16);
16132 tcg_gen_or_tl(cpu_gpr[ret], cpu_gpr[ret], t0);
16133 tcg_gen_shli_tl(t0, cpu_gpr[ret], 32);
16134 tcg_gen_or_tl(cpu_gpr[ret], cpu_gpr[ret], t0);
16135 break;
16136 case OPC_REPLV_PW:
16137 check_dsp(ctx);
16138 tcg_gen_ext32u_i64(cpu_gpr[ret], val_t);
16139 tcg_gen_shli_tl(t0, cpu_gpr[ret], 32);
16140 tcg_gen_or_tl(cpu_gpr[ret], cpu_gpr[ret], t0);
16141 break;
16142 case OPC_REPLV_QH:
16143 check_dsp(ctx);
16144 tcg_gen_ext16u_tl(cpu_gpr[ret], val_t);
16145 tcg_gen_shli_tl(t0, cpu_gpr[ret], 16);
16146 tcg_gen_or_tl(cpu_gpr[ret], cpu_gpr[ret], t0);
16147 tcg_gen_shli_tl(t0, cpu_gpr[ret], 32);
16148 tcg_gen_or_tl(cpu_gpr[ret], cpu_gpr[ret], t0);
16149 break;
16150 }
16151 break;
16152 #endif
16153 }
16154 tcg_temp_free(t0);
16155 tcg_temp_free(val_t);
16156 }
16157
16158 static void gen_mipsdsp_add_cmp_pick(DisasContext *ctx,
16159 uint32_t op1, uint32_t op2,
16160 int ret, int v1, int v2, int check_ret)
16161 {
16162 TCGv t1;
16163 TCGv v1_t;
16164 TCGv v2_t;
16165
16166 if ((ret == 0) && (check_ret == 1)) {
16167 /* Treat as NOP. */
16168 return;
16169 }
16170
16171 t1 = tcg_temp_new();
16172 v1_t = tcg_temp_new();
16173 v2_t = tcg_temp_new();
16174
16175 gen_load_gpr(v1_t, v1);
16176 gen_load_gpr(v2_t, v2);
16177
16178 switch (op1) {
16179 case OPC_CMPU_EQ_QB_DSP:
16180 switch (op2) {
16181 case OPC_CMPU_EQ_QB:
16182 check_dsp(ctx);
16183 gen_helper_cmpu_eq_qb(v1_t, v2_t, cpu_env);
16184 break;
16185 case OPC_CMPU_LT_QB:
16186 check_dsp(ctx);
16187 gen_helper_cmpu_lt_qb(v1_t, v2_t, cpu_env);
16188 break;
16189 case OPC_CMPU_LE_QB:
16190 check_dsp(ctx);
16191 gen_helper_cmpu_le_qb(v1_t, v2_t, cpu_env);
16192 break;
16193 case OPC_CMPGU_EQ_QB:
16194 check_dsp(ctx);
16195 gen_helper_cmpgu_eq_qb(cpu_gpr[ret], v1_t, v2_t);
16196 break;
16197 case OPC_CMPGU_LT_QB:
16198 check_dsp(ctx);
16199 gen_helper_cmpgu_lt_qb(cpu_gpr[ret], v1_t, v2_t);
16200 break;
16201 case OPC_CMPGU_LE_QB:
16202 check_dsp(ctx);
16203 gen_helper_cmpgu_le_qb(cpu_gpr[ret], v1_t, v2_t);
16204 break;
16205 case OPC_CMPGDU_EQ_QB:
16206 check_dspr2(ctx);
16207 gen_helper_cmpgu_eq_qb(t1, v1_t, v2_t);
16208 tcg_gen_mov_tl(cpu_gpr[ret], t1);
16209 tcg_gen_andi_tl(cpu_dspctrl, cpu_dspctrl, 0xF0FFFFFF);
16210 tcg_gen_shli_tl(t1, t1, 24);
16211 tcg_gen_or_tl(cpu_dspctrl, cpu_dspctrl, t1);
16212 break;
16213 case OPC_CMPGDU_LT_QB:
16214 check_dspr2(ctx);
16215 gen_helper_cmpgu_lt_qb(t1, v1_t, v2_t);
16216 tcg_gen_mov_tl(cpu_gpr[ret], t1);
16217 tcg_gen_andi_tl(cpu_dspctrl, cpu_dspctrl, 0xF0FFFFFF);
16218 tcg_gen_shli_tl(t1, t1, 24);
16219 tcg_gen_or_tl(cpu_dspctrl, cpu_dspctrl, t1);
16220 break;
16221 case OPC_CMPGDU_LE_QB:
16222 check_dspr2(ctx);
16223 gen_helper_cmpgu_le_qb(t1, v1_t, v2_t);
16224 tcg_gen_mov_tl(cpu_gpr[ret], t1);
16225 tcg_gen_andi_tl(cpu_dspctrl, cpu_dspctrl, 0xF0FFFFFF);
16226 tcg_gen_shli_tl(t1, t1, 24);
16227 tcg_gen_or_tl(cpu_dspctrl, cpu_dspctrl, t1);
16228 break;
16229 case OPC_CMP_EQ_PH:
16230 check_dsp(ctx);
16231 gen_helper_cmp_eq_ph(v1_t, v2_t, cpu_env);
16232 break;
16233 case OPC_CMP_LT_PH:
16234 check_dsp(ctx);
16235 gen_helper_cmp_lt_ph(v1_t, v2_t, cpu_env);
16236 break;
16237 case OPC_CMP_LE_PH:
16238 check_dsp(ctx);
16239 gen_helper_cmp_le_ph(v1_t, v2_t, cpu_env);
16240 break;
16241 case OPC_PICK_QB:
16242 check_dsp(ctx);
16243 gen_helper_pick_qb(cpu_gpr[ret], v1_t, v2_t, cpu_env);
16244 break;
16245 case OPC_PICK_PH:
16246 check_dsp(ctx);
16247 gen_helper_pick_ph(cpu_gpr[ret], v1_t, v2_t, cpu_env);
16248 break;
16249 case OPC_PACKRL_PH:
16250 check_dsp(ctx);
16251 gen_helper_packrl_ph(cpu_gpr[ret], v1_t, v2_t);
16252 break;
16253 }
16254 break;
16255 #ifdef TARGET_MIPS64
16256 case OPC_CMPU_EQ_OB_DSP:
16257 switch (op2) {
16258 case OPC_CMP_EQ_PW:
16259 check_dsp(ctx);
16260 gen_helper_cmp_eq_pw(v1_t, v2_t, cpu_env);
16261 break;
16262 case OPC_CMP_LT_PW:
16263 check_dsp(ctx);
16264 gen_helper_cmp_lt_pw(v1_t, v2_t, cpu_env);
16265 break;
16266 case OPC_CMP_LE_PW:
16267 check_dsp(ctx);
16268 gen_helper_cmp_le_pw(v1_t, v2_t, cpu_env);
16269 break;
16270 case OPC_CMP_EQ_QH:
16271 check_dsp(ctx);
16272 gen_helper_cmp_eq_qh(v1_t, v2_t, cpu_env);
16273 break;
16274 case OPC_CMP_LT_QH:
16275 check_dsp(ctx);
16276 gen_helper_cmp_lt_qh(v1_t, v2_t, cpu_env);
16277 break;
16278 case OPC_CMP_LE_QH:
16279 check_dsp(ctx);
16280 gen_helper_cmp_le_qh(v1_t, v2_t, cpu_env);
16281 break;
16282 case OPC_CMPGDU_EQ_OB:
16283 check_dspr2(ctx);
16284 gen_helper_cmpgdu_eq_ob(cpu_gpr[ret], v1_t, v2_t, cpu_env);
16285 break;
16286 case OPC_CMPGDU_LT_OB:
16287 check_dspr2(ctx);
16288 gen_helper_cmpgdu_lt_ob(cpu_gpr[ret], v1_t, v2_t, cpu_env);
16289 break;
16290 case OPC_CMPGDU_LE_OB:
16291 check_dspr2(ctx);
16292 gen_helper_cmpgdu_le_ob(cpu_gpr[ret], v1_t, v2_t, cpu_env);
16293 break;
16294 case OPC_CMPGU_EQ_OB:
16295 check_dsp(ctx);
16296 gen_helper_cmpgu_eq_ob(cpu_gpr[ret], v1_t, v2_t);
16297 break;
16298 case OPC_CMPGU_LT_OB:
16299 check_dsp(ctx);
16300 gen_helper_cmpgu_lt_ob(cpu_gpr[ret], v1_t, v2_t);
16301 break;
16302 case OPC_CMPGU_LE_OB:
16303 check_dsp(ctx);
16304 gen_helper_cmpgu_le_ob(cpu_gpr[ret], v1_t, v2_t);
16305 break;
16306 case OPC_CMPU_EQ_OB:
16307 check_dsp(ctx);
16308 gen_helper_cmpu_eq_ob(v1_t, v2_t, cpu_env);
16309 break;
16310 case OPC_CMPU_LT_OB:
16311 check_dsp(ctx);
16312 gen_helper_cmpu_lt_ob(v1_t, v2_t, cpu_env);
16313 break;
16314 case OPC_CMPU_LE_OB:
16315 check_dsp(ctx);
16316 gen_helper_cmpu_le_ob(v1_t, v2_t, cpu_env);
16317 break;
16318 case OPC_PACKRL_PW:
16319 check_dsp(ctx);
16320 gen_helper_packrl_pw(cpu_gpr[ret], v1_t, v2_t);
16321 break;
16322 case OPC_PICK_OB:
16323 check_dsp(ctx);
16324 gen_helper_pick_ob(cpu_gpr[ret], v1_t, v2_t, cpu_env);
16325 break;
16326 case OPC_PICK_PW:
16327 check_dsp(ctx);
16328 gen_helper_pick_pw(cpu_gpr[ret], v1_t, v2_t, cpu_env);
16329 break;
16330 case OPC_PICK_QH:
16331 check_dsp(ctx);
16332 gen_helper_pick_qh(cpu_gpr[ret], v1_t, v2_t, cpu_env);
16333 break;
16334 }
16335 break;
16336 #endif
16337 }
16338
16339 tcg_temp_free(t1);
16340 tcg_temp_free(v1_t);
16341 tcg_temp_free(v2_t);
16342 }
16343
16344 static void gen_mipsdsp_append(CPUMIPSState *env, DisasContext *ctx,
16345 uint32_t op1, int rt, int rs, int sa)
16346 {
16347 TCGv t0;
16348
16349 check_dspr2(ctx);
16350
16351 if (rt == 0) {
16352 /* Treat as NOP. */
16353 return;
16354 }
16355
16356 t0 = tcg_temp_new();
16357 gen_load_gpr(t0, rs);
16358
16359 switch (op1) {
16360 case OPC_APPEND_DSP:
16361 switch (MASK_APPEND(ctx->opcode)) {
16362 case OPC_APPEND:
16363 if (sa != 0) {
16364 tcg_gen_deposit_tl(cpu_gpr[rt], t0, cpu_gpr[rt], sa, 32 - sa);
16365 }
16366 tcg_gen_ext32s_tl(cpu_gpr[rt], cpu_gpr[rt]);
16367 break;
16368 case OPC_PREPEND:
16369 if (sa != 0) {
16370 tcg_gen_ext32u_tl(cpu_gpr[rt], cpu_gpr[rt]);
16371 tcg_gen_shri_tl(cpu_gpr[rt], cpu_gpr[rt], sa);
16372 tcg_gen_shli_tl(t0, t0, 32 - sa);
16373 tcg_gen_or_tl(cpu_gpr[rt], cpu_gpr[rt], t0);
16374 }
16375 tcg_gen_ext32s_tl(cpu_gpr[rt], cpu_gpr[rt]);
16376 break;
16377 case OPC_BALIGN:
16378 sa &= 3;
16379 if (sa != 0 && sa != 2) {
16380 tcg_gen_shli_tl(cpu_gpr[rt], cpu_gpr[rt], 8 * sa);
16381 tcg_gen_ext32u_tl(t0, t0);
16382 tcg_gen_shri_tl(t0, t0, 8 * (4 - sa));
16383 tcg_gen_or_tl(cpu_gpr[rt], cpu_gpr[rt], t0);
16384 }
16385 tcg_gen_ext32s_tl(cpu_gpr[rt], cpu_gpr[rt]);
16386 break;
16387 default: /* Invalid */
16388 MIPS_INVAL("MASK APPEND");
16389 generate_exception_end(ctx, EXCP_RI);
16390 break;
16391 }
16392 break;
16393 #ifdef TARGET_MIPS64
16394 case OPC_DAPPEND_DSP:
16395 switch (MASK_DAPPEND(ctx->opcode)) {
16396 case OPC_DAPPEND:
16397 if (sa != 0) {
16398 tcg_gen_deposit_tl(cpu_gpr[rt], t0, cpu_gpr[rt], sa, 64 - sa);
16399 }
16400 break;
16401 case OPC_PREPENDD:
16402 tcg_gen_shri_tl(cpu_gpr[rt], cpu_gpr[rt], 0x20 | sa);
16403 tcg_gen_shli_tl(t0, t0, 64 - (0x20 | sa));
16404 tcg_gen_or_tl(cpu_gpr[rt], t0, t0);
16405 break;
16406 case OPC_PREPENDW:
16407 if (sa != 0) {
16408 tcg_gen_shri_tl(cpu_gpr[rt], cpu_gpr[rt], sa);
16409 tcg_gen_shli_tl(t0, t0, 64 - sa);
16410 tcg_gen_or_tl(cpu_gpr[rt], cpu_gpr[rt], t0);
16411 }
16412 break;
16413 case OPC_DBALIGN:
16414 sa &= 7;
16415 if (sa != 0 && sa != 2 && sa != 4) {
16416 tcg_gen_shli_tl(cpu_gpr[rt], cpu_gpr[rt], 8 * sa);
16417 tcg_gen_shri_tl(t0, t0, 8 * (8 - sa));
16418 tcg_gen_or_tl(cpu_gpr[rt], cpu_gpr[rt], t0);
16419 }
16420 break;
16421 default: /* Invalid */
16422 MIPS_INVAL("MASK DAPPEND");
16423 generate_exception_end(ctx, EXCP_RI);
16424 break;
16425 }
16426 break;
16427 #endif
16428 }
16429 tcg_temp_free(t0);
16430 }
16431
16432 static void gen_mipsdsp_accinsn(DisasContext *ctx, uint32_t op1, uint32_t op2,
16433 int ret, int v1, int v2, int check_ret)
16434
16435 {
16436 TCGv t0;
16437 TCGv t1;
16438 TCGv v1_t;
16439 TCGv v2_t;
16440 int16_t imm;
16441
16442 if ((ret == 0) && (check_ret == 1)) {
16443 /* Treat as NOP. */
16444 return;
16445 }
16446
16447 t0 = tcg_temp_new();
16448 t1 = tcg_temp_new();
16449 v1_t = tcg_temp_new();
16450 v2_t = tcg_temp_new();
16451
16452 gen_load_gpr(v1_t, v1);
16453 gen_load_gpr(v2_t, v2);
16454
16455 switch (op1) {
16456 case OPC_EXTR_W_DSP:
16457 check_dsp(ctx);
16458 switch (op2) {
16459 case OPC_EXTR_W:
16460 tcg_gen_movi_tl(t0, v2);
16461 tcg_gen_movi_tl(t1, v1);
16462 gen_helper_extr_w(cpu_gpr[ret], t0, t1, cpu_env);
16463 break;
16464 case OPC_EXTR_R_W:
16465 tcg_gen_movi_tl(t0, v2);
16466 tcg_gen_movi_tl(t1, v1);
16467 gen_helper_extr_r_w(cpu_gpr[ret], t0, t1, cpu_env);
16468 break;
16469 case OPC_EXTR_RS_W:
16470 tcg_gen_movi_tl(t0, v2);
16471 tcg_gen_movi_tl(t1, v1);
16472 gen_helper_extr_rs_w(cpu_gpr[ret], t0, t1, cpu_env);
16473 break;
16474 case OPC_EXTR_S_H:
16475 tcg_gen_movi_tl(t0, v2);
16476 tcg_gen_movi_tl(t1, v1);
16477 gen_helper_extr_s_h(cpu_gpr[ret], t0, t1, cpu_env);
16478 break;
16479 case OPC_EXTRV_S_H:
16480 tcg_gen_movi_tl(t0, v2);
16481 gen_helper_extr_s_h(cpu_gpr[ret], t0, v1_t, cpu_env);
16482 break;
16483 case OPC_EXTRV_W:
16484 tcg_gen_movi_tl(t0, v2);
16485 gen_helper_extr_w(cpu_gpr[ret], t0, v1_t, cpu_env);
16486 break;
16487 case OPC_EXTRV_R_W:
16488 tcg_gen_movi_tl(t0, v2);
16489 gen_helper_extr_r_w(cpu_gpr[ret], t0, v1_t, cpu_env);
16490 break;
16491 case OPC_EXTRV_RS_W:
16492 tcg_gen_movi_tl(t0, v2);
16493 gen_helper_extr_rs_w(cpu_gpr[ret], t0, v1_t, cpu_env);
16494 break;
16495 case OPC_EXTP:
16496 tcg_gen_movi_tl(t0, v2);
16497 tcg_gen_movi_tl(t1, v1);
16498 gen_helper_extp(cpu_gpr[ret], t0, t1, cpu_env);
16499 break;
16500 case OPC_EXTPV:
16501 tcg_gen_movi_tl(t0, v2);
16502 gen_helper_extp(cpu_gpr[ret], t0, v1_t, cpu_env);
16503 break;
16504 case OPC_EXTPDP:
16505 tcg_gen_movi_tl(t0, v2);
16506 tcg_gen_movi_tl(t1, v1);
16507 gen_helper_extpdp(cpu_gpr[ret], t0, t1, cpu_env);
16508 break;
16509 case OPC_EXTPDPV:
16510 tcg_gen_movi_tl(t0, v2);
16511 gen_helper_extpdp(cpu_gpr[ret], t0, v1_t, cpu_env);
16512 break;
16513 case OPC_SHILO:
16514 imm = (ctx->opcode >> 20) & 0x3F;
16515 tcg_gen_movi_tl(t0, ret);
16516 tcg_gen_movi_tl(t1, imm);
16517 gen_helper_shilo(t0, t1, cpu_env);
16518 break;
16519 case OPC_SHILOV:
16520 tcg_gen_movi_tl(t0, ret);
16521 gen_helper_shilo(t0, v1_t, cpu_env);
16522 break;
16523 case OPC_MTHLIP:
16524 tcg_gen_movi_tl(t0, ret);
16525 gen_helper_mthlip(t0, v1_t, cpu_env);
16526 break;
16527 case OPC_WRDSP:
16528 imm = (ctx->opcode >> 11) & 0x3FF;
16529 tcg_gen_movi_tl(t0, imm);
16530 gen_helper_wrdsp(v1_t, t0, cpu_env);
16531 break;
16532 case OPC_RDDSP:
16533 imm = (ctx->opcode >> 16) & 0x03FF;
16534 tcg_gen_movi_tl(t0, imm);
16535 gen_helper_rddsp(cpu_gpr[ret], t0, cpu_env);
16536 break;
16537 }
16538 break;
16539 #ifdef TARGET_MIPS64
16540 case OPC_DEXTR_W_DSP:
16541 check_dsp(ctx);
16542 switch (op2) {
16543 case OPC_DMTHLIP:
16544 tcg_gen_movi_tl(t0, ret);
16545 gen_helper_dmthlip(v1_t, t0, cpu_env);
16546 break;
16547 case OPC_DSHILO:
16548 {
16549 int shift = (ctx->opcode >> 19) & 0x7F;
16550 int ac = (ctx->opcode >> 11) & 0x03;
16551 tcg_gen_movi_tl(t0, shift);
16552 tcg_gen_movi_tl(t1, ac);
16553 gen_helper_dshilo(t0, t1, cpu_env);
16554 break;
16555 }
16556 case OPC_DSHILOV:
16557 {
16558 int ac = (ctx->opcode >> 11) & 0x03;
16559 tcg_gen_movi_tl(t0, ac);
16560 gen_helper_dshilo(v1_t, t0, cpu_env);
16561 break;
16562 }
16563 case OPC_DEXTP:
16564 tcg_gen_movi_tl(t0, v2);
16565 tcg_gen_movi_tl(t1, v1);
16566
16567 gen_helper_dextp(cpu_gpr[ret], t0, t1, cpu_env);
16568 break;
16569 case OPC_DEXTPV:
16570 tcg_gen_movi_tl(t0, v2);
16571 gen_helper_dextp(cpu_gpr[ret], t0, v1_t, cpu_env);
16572 break;
16573 case OPC_DEXTPDP:
16574 tcg_gen_movi_tl(t0, v2);
16575 tcg_gen_movi_tl(t1, v1);
16576 gen_helper_dextpdp(cpu_gpr[ret], t0, t1, cpu_env);
16577 break;
16578 case OPC_DEXTPDPV:
16579 tcg_gen_movi_tl(t0, v2);
16580 gen_helper_dextpdp(cpu_gpr[ret], t0, v1_t, cpu_env);
16581 break;
16582 case OPC_DEXTR_L:
16583 tcg_gen_movi_tl(t0, v2);
16584 tcg_gen_movi_tl(t1, v1);
16585 gen_helper_dextr_l(cpu_gpr[ret], t0, t1, cpu_env);
16586 break;
16587 case OPC_DEXTR_R_L:
16588 tcg_gen_movi_tl(t0, v2);
16589 tcg_gen_movi_tl(t1, v1);
16590 gen_helper_dextr_r_l(cpu_gpr[ret], t0, t1, cpu_env);
16591 break;
16592 case OPC_DEXTR_RS_L:
16593 tcg_gen_movi_tl(t0, v2);
16594 tcg_gen_movi_tl(t1, v1);
16595 gen_helper_dextr_rs_l(cpu_gpr[ret], t0, t1, cpu_env);
16596 break;
16597 case OPC_DEXTR_W:
16598 tcg_gen_movi_tl(t0, v2);
16599 tcg_gen_movi_tl(t1, v1);
16600 gen_helper_dextr_w(cpu_gpr[ret], t0, t1, cpu_env);
16601 break;
16602 case OPC_DEXTR_R_W:
16603 tcg_gen_movi_tl(t0, v2);
16604 tcg_gen_movi_tl(t1, v1);
16605 gen_helper_dextr_r_w(cpu_gpr[ret], t0, t1, cpu_env);
16606 break;
16607 case OPC_DEXTR_RS_W:
16608 tcg_gen_movi_tl(t0, v2);
16609 tcg_gen_movi_tl(t1, v1);
16610 gen_helper_dextr_rs_w(cpu_gpr[ret], t0, t1, cpu_env);
16611 break;
16612 case OPC_DEXTR_S_H:
16613 tcg_gen_movi_tl(t0, v2);
16614 tcg_gen_movi_tl(t1, v1);
16615 gen_helper_dextr_s_h(cpu_gpr[ret], t0, t1, cpu_env);
16616 break;
16617 case OPC_DEXTRV_S_H:
16618 tcg_gen_movi_tl(t0, v2);
16619 tcg_gen_movi_tl(t1, v1);
16620 gen_helper_dextr_s_h(cpu_gpr[ret], t0, t1, cpu_env);
16621 break;
16622 case OPC_DEXTRV_L:
16623 tcg_gen_movi_tl(t0, v2);
16624 gen_helper_dextr_l(cpu_gpr[ret], t0, v1_t, cpu_env);
16625 break;
16626 case OPC_DEXTRV_R_L:
16627 tcg_gen_movi_tl(t0, v2);
16628 gen_helper_dextr_r_l(cpu_gpr[ret], t0, v1_t, cpu_env);
16629 break;
16630 case OPC_DEXTRV_RS_L:
16631 tcg_gen_movi_tl(t0, v2);
16632 gen_helper_dextr_rs_l(cpu_gpr[ret], t0, v1_t, cpu_env);
16633 break;
16634 case OPC_DEXTRV_W:
16635 tcg_gen_movi_tl(t0, v2);
16636 gen_helper_dextr_w(cpu_gpr[ret], t0, v1_t, cpu_env);
16637 break;
16638 case OPC_DEXTRV_R_W:
16639 tcg_gen_movi_tl(t0, v2);
16640 gen_helper_dextr_r_w(cpu_gpr[ret], t0, v1_t, cpu_env);
16641 break;
16642 case OPC_DEXTRV_RS_W:
16643 tcg_gen_movi_tl(t0, v2);
16644 gen_helper_dextr_rs_w(cpu_gpr[ret], t0, v1_t, cpu_env);
16645 break;
16646 }
16647 break;
16648 #endif
16649 }
16650
16651 tcg_temp_free(t0);
16652 tcg_temp_free(t1);
16653 tcg_temp_free(v1_t);
16654 tcg_temp_free(v2_t);
16655 }
16656
16657 /* End MIPSDSP functions. */
16658
16659 static void decode_opc_special_r6(CPUMIPSState *env, DisasContext *ctx)
16660 {
16661 int rs, rt, rd, sa;
16662 uint32_t op1, op2;
16663
16664 rs = (ctx->opcode >> 21) & 0x1f;
16665 rt = (ctx->opcode >> 16) & 0x1f;
16666 rd = (ctx->opcode >> 11) & 0x1f;
16667 sa = (ctx->opcode >> 6) & 0x1f;
16668
16669 op1 = MASK_SPECIAL(ctx->opcode);
16670 switch (op1) {
16671 case OPC_LSA:
16672 gen_lsa(ctx, op1, rd, rs, rt, extract32(ctx->opcode, 6, 2));
16673 break;
16674 case OPC_MULT ... OPC_DIVU:
16675 op2 = MASK_R6_MULDIV(ctx->opcode);
16676 switch (op2) {
16677 case R6_OPC_MUL:
16678 case R6_OPC_MUH:
16679 case R6_OPC_MULU:
16680 case R6_OPC_MUHU:
16681 case R6_OPC_DIV:
16682 case R6_OPC_MOD:
16683 case R6_OPC_DIVU:
16684 case R6_OPC_MODU:
16685 gen_r6_muldiv(ctx, op2, rd, rs, rt);
16686 break;
16687 default:
16688 MIPS_INVAL("special_r6 muldiv");
16689 generate_exception_end(ctx, EXCP_RI);
16690 break;
16691 }
16692 break;
16693 case OPC_SELEQZ:
16694 case OPC_SELNEZ:
16695 gen_cond_move(ctx, op1, rd, rs, rt);
16696 break;
16697 case R6_OPC_CLO:
16698 case R6_OPC_CLZ:
16699 if (rt == 0 && sa == 1) {
16700 /* Major opcode and function field is shared with preR6 MFHI/MTHI.
16701 We need additionally to check other fields */
16702 gen_cl(ctx, op1, rd, rs);
16703 } else {
16704 generate_exception_end(ctx, EXCP_RI);
16705 }
16706 break;
16707 case R6_OPC_SDBBP:
16708 if (is_uhi(extract32(ctx->opcode, 6, 20))) {
16709 gen_helper_do_semihosting(cpu_env);
16710 } else {
16711 if (ctx->hflags & MIPS_HFLAG_SBRI) {
16712 generate_exception_end(ctx, EXCP_RI);
16713 } else {
16714 generate_exception_end(ctx, EXCP_DBp);
16715 }
16716 }
16717 break;
16718 #if defined(TARGET_MIPS64)
16719 case OPC_DLSA:
16720 check_mips_64(ctx);
16721 gen_lsa(ctx, op1, rd, rs, rt, extract32(ctx->opcode, 6, 2));
16722 break;
16723 case R6_OPC_DCLO:
16724 case R6_OPC_DCLZ:
16725 if (rt == 0 && sa == 1) {
16726 /* Major opcode and function field is shared with preR6 MFHI/MTHI.
16727 We need additionally to check other fields */
16728 check_mips_64(ctx);
16729 gen_cl(ctx, op1, rd, rs);
16730 } else {
16731 generate_exception_end(ctx, EXCP_RI);
16732 }
16733 break;
16734 case OPC_DMULT ... OPC_DDIVU:
16735 op2 = MASK_R6_MULDIV(ctx->opcode);
16736 switch (op2) {
16737 case R6_OPC_DMUL:
16738 case R6_OPC_DMUH:
16739 case R6_OPC_DMULU:
16740 case R6_OPC_DMUHU:
16741 case R6_OPC_DDIV:
16742 case R6_OPC_DMOD:
16743 case R6_OPC_DDIVU:
16744 case R6_OPC_DMODU:
16745 check_mips_64(ctx);
16746 gen_r6_muldiv(ctx, op2, rd, rs, rt);
16747 break;
16748 default:
16749 MIPS_INVAL("special_r6 muldiv");
16750 generate_exception_end(ctx, EXCP_RI);
16751 break;
16752 }
16753 break;
16754 #endif
16755 default: /* Invalid */
16756 MIPS_INVAL("special_r6");
16757 generate_exception_end(ctx, EXCP_RI);
16758 break;
16759 }
16760 }
16761
16762 static void decode_opc_special_legacy(CPUMIPSState *env, DisasContext *ctx)
16763 {
16764 int rs, rt, rd, sa;
16765 uint32_t op1;
16766
16767 rs = (ctx->opcode >> 21) & 0x1f;
16768 rt = (ctx->opcode >> 16) & 0x1f;
16769 rd = (ctx->opcode >> 11) & 0x1f;
16770 sa = (ctx->opcode >> 6) & 0x1f;
16771
16772 op1 = MASK_SPECIAL(ctx->opcode);
16773 switch (op1) {
16774 case OPC_MOVN: /* Conditional move */
16775 case OPC_MOVZ:
16776 check_insn(ctx, ISA_MIPS4 | ISA_MIPS32 |
16777 INSN_LOONGSON2E | INSN_LOONGSON2F);
16778 gen_cond_move(ctx, op1, rd, rs, rt);
16779 break;
16780 case OPC_MFHI: /* Move from HI/LO */
16781 case OPC_MFLO:
16782 gen_HILO(ctx, op1, rs & 3, rd);
16783 break;
16784 case OPC_MTHI:
16785 case OPC_MTLO: /* Move to HI/LO */
16786 gen_HILO(ctx, op1, rd & 3, rs);
16787 break;
16788 case OPC_MOVCI:
16789 check_insn(ctx, ISA_MIPS4 | ISA_MIPS32);
16790 if (env->CP0_Config1 & (1 << CP0C1_FP)) {
16791 check_cp1_enabled(ctx);
16792 gen_movci(ctx, rd, rs, (ctx->opcode >> 18) & 0x7,
16793 (ctx->opcode >> 16) & 1);
16794 } else {
16795 generate_exception_err(ctx, EXCP_CpU, 1);
16796 }
16797 break;
16798 case OPC_MULT:
16799 case OPC_MULTU:
16800 if (sa) {
16801 check_insn(ctx, INSN_VR54XX);
16802 op1 = MASK_MUL_VR54XX(ctx->opcode);
16803 gen_mul_vr54xx(ctx, op1, rd, rs, rt);
16804 } else {
16805 gen_muldiv(ctx, op1, rd & 3, rs, rt);
16806 }
16807 break;
16808 case OPC_DIV:
16809 case OPC_DIVU:
16810 gen_muldiv(ctx, op1, 0, rs, rt);
16811 break;
16812 #if defined(TARGET_MIPS64)
16813 case OPC_DMULT ... OPC_DDIVU:
16814 check_insn(ctx, ISA_MIPS3);
16815 check_mips_64(ctx);
16816 gen_muldiv(ctx, op1, 0, rs, rt);
16817 break;
16818 #endif
16819 case OPC_JR:
16820 gen_compute_branch(ctx, op1, 4, rs, rd, sa, 4);
16821 break;
16822 case OPC_SPIM:
16823 #ifdef MIPS_STRICT_STANDARD
16824 MIPS_INVAL("SPIM");
16825 generate_exception_end(ctx, EXCP_RI);
16826 #else
16827 /* Implemented as RI exception for now. */
16828 MIPS_INVAL("spim (unofficial)");
16829 generate_exception_end(ctx, EXCP_RI);
16830 #endif
16831 break;
16832 default: /* Invalid */
16833 MIPS_INVAL("special_legacy");
16834 generate_exception_end(ctx, EXCP_RI);
16835 break;
16836 }
16837 }
16838
16839 static void decode_opc_special(CPUMIPSState *env, DisasContext *ctx)
16840 {
16841 int rs, rt, rd, sa;
16842 uint32_t op1;
16843
16844 rs = (ctx->opcode >> 21) & 0x1f;
16845 rt = (ctx->opcode >> 16) & 0x1f;
16846 rd = (ctx->opcode >> 11) & 0x1f;
16847 sa = (ctx->opcode >> 6) & 0x1f;
16848
16849 op1 = MASK_SPECIAL(ctx->opcode);
16850 switch (op1) {
16851 case OPC_SLL: /* Shift with immediate */
16852 if (sa == 5 && rd == 0 &&
16853 rs == 0 && rt == 0) { /* PAUSE */
16854 if ((ctx->insn_flags & ISA_MIPS32R6) &&
16855 (ctx->hflags & MIPS_HFLAG_BMASK)) {
16856 generate_exception_end(ctx, EXCP_RI);
16857 break;
16858 }
16859 }
16860 /* Fallthrough */
16861 case OPC_SRA:
16862 gen_shift_imm(ctx, op1, rd, rt, sa);
16863 break;
16864 case OPC_SRL:
16865 switch ((ctx->opcode >> 21) & 0x1f) {
16866 case 1:
16867 /* rotr is decoded as srl on non-R2 CPUs */
16868 if (ctx->insn_flags & ISA_MIPS32R2) {
16869 op1 = OPC_ROTR;
16870 }
16871 /* Fallthrough */
16872 case 0:
16873 gen_shift_imm(ctx, op1, rd, rt, sa);
16874 break;
16875 default:
16876 generate_exception_end(ctx, EXCP_RI);
16877 break;
16878 }
16879 break;
16880 case OPC_ADD ... OPC_SUBU:
16881 gen_arith(ctx, op1, rd, rs, rt);
16882 break;
16883 case OPC_SLLV: /* Shifts */
16884 case OPC_SRAV:
16885 gen_shift(ctx, op1, rd, rs, rt);
16886 break;
16887 case OPC_SRLV:
16888 switch ((ctx->opcode >> 6) & 0x1f) {
16889 case 1:
16890 /* rotrv is decoded as srlv on non-R2 CPUs */
16891 if (ctx->insn_flags & ISA_MIPS32R2) {
16892 op1 = OPC_ROTRV;
16893 }
16894 /* Fallthrough */
16895 case 0:
16896 gen_shift(ctx, op1, rd, rs, rt);
16897 break;
16898 default:
16899 generate_exception_end(ctx, EXCP_RI);
16900 break;
16901 }
16902 break;
16903 case OPC_SLT: /* Set on less than */
16904 case OPC_SLTU:
16905 gen_slt(ctx, op1, rd, rs, rt);
16906 break;
16907 case OPC_AND: /* Logic*/
16908 case OPC_OR:
16909 case OPC_NOR:
16910 case OPC_XOR:
16911 gen_logic(ctx, op1, rd, rs, rt);
16912 break;
16913 case OPC_JALR:
16914 gen_compute_branch(ctx, op1, 4, rs, rd, sa, 4);
16915 break;
16916 case OPC_TGE ... OPC_TEQ: /* Traps */
16917 case OPC_TNE:
16918 check_insn(ctx, ISA_MIPS2);
16919 gen_trap(ctx, op1, rs, rt, -1);
16920 break;
16921 case OPC_LSA: /* OPC_PMON */
16922 if ((ctx->insn_flags & ISA_MIPS32R6) ||
16923 (env->CP0_Config3 & (1 << CP0C3_MSAP))) {
16924 decode_opc_special_r6(env, ctx);
16925 } else {
16926 /* Pmon entry point, also R4010 selsl */
16927 #ifdef MIPS_STRICT_STANDARD
16928 MIPS_INVAL("PMON / selsl");
16929 generate_exception_end(ctx, EXCP_RI);
16930 #else
16931 gen_helper_0e0i(pmon, sa);
16932 #endif
16933 }
16934 break;
16935 case OPC_SYSCALL:
16936 generate_exception_end(ctx, EXCP_SYSCALL);
16937 break;
16938 case OPC_BREAK:
16939 generate_exception_end(ctx, EXCP_BREAK);
16940 break;
16941 case OPC_SYNC:
16942 check_insn(ctx, ISA_MIPS2);
16943 /* Treat as NOP. */
16944 break;
16945
16946 #if defined(TARGET_MIPS64)
16947 /* MIPS64 specific opcodes */
16948 case OPC_DSLL:
16949 case OPC_DSRA:
16950 case OPC_DSLL32:
16951 case OPC_DSRA32:
16952 check_insn(ctx, ISA_MIPS3);
16953 check_mips_64(ctx);
16954 gen_shift_imm(ctx, op1, rd, rt, sa);
16955 break;
16956 case OPC_DSRL:
16957 switch ((ctx->opcode >> 21) & 0x1f) {
16958 case 1:
16959 /* drotr is decoded as dsrl on non-R2 CPUs */
16960 if (ctx->insn_flags & ISA_MIPS32R2) {
16961 op1 = OPC_DROTR;
16962 }
16963 /* Fallthrough */
16964 case 0:
16965 check_insn(ctx, ISA_MIPS3);
16966 check_mips_64(ctx);
16967 gen_shift_imm(ctx, op1, rd, rt, sa);
16968 break;
16969 default:
16970 generate_exception_end(ctx, EXCP_RI);
16971 break;
16972 }
16973 break;
16974 case OPC_DSRL32:
16975 switch ((ctx->opcode >> 21) & 0x1f) {
16976 case 1:
16977 /* drotr32 is decoded as dsrl32 on non-R2 CPUs */
16978 if (ctx->insn_flags & ISA_MIPS32R2) {
16979 op1 = OPC_DROTR32;
16980 }
16981 /* Fallthrough */
16982 case 0:
16983 check_insn(ctx, ISA_MIPS3);
16984 check_mips_64(ctx);
16985 gen_shift_imm(ctx, op1, rd, rt, sa);
16986 break;
16987 default:
16988 generate_exception_end(ctx, EXCP_RI);
16989 break;
16990 }
16991 break;
16992 case OPC_DADD ... OPC_DSUBU:
16993 check_insn(ctx, ISA_MIPS3);
16994 check_mips_64(ctx);
16995 gen_arith(ctx, op1, rd, rs, rt);
16996 break;
16997 case OPC_DSLLV:
16998 case OPC_DSRAV:
16999 check_insn(ctx, ISA_MIPS3);
17000 check_mips_64(ctx);
17001 gen_shift(ctx, op1, rd, rs, rt);
17002 break;
17003 case OPC_DSRLV:
17004 switch ((ctx->opcode >> 6) & 0x1f) {
17005 case 1:
17006 /* drotrv is decoded as dsrlv on non-R2 CPUs */
17007 if (ctx->insn_flags & ISA_MIPS32R2) {
17008 op1 = OPC_DROTRV;
17009 }
17010 /* Fallthrough */
17011 case 0:
17012 check_insn(ctx, ISA_MIPS3);
17013 check_mips_64(ctx);
17014 gen_shift(ctx, op1, rd, rs, rt);
17015 break;
17016 default:
17017 generate_exception_end(ctx, EXCP_RI);
17018 break;
17019 }
17020 break;
17021 case OPC_DLSA:
17022 if ((ctx->insn_flags & ISA_MIPS32R6) ||
17023 (env->CP0_Config3 & (1 << CP0C3_MSAP))) {
17024 decode_opc_special_r6(env, ctx);
17025 }
17026 break;
17027 #endif
17028 default:
17029 if (ctx->insn_flags & ISA_MIPS32R6) {
17030 decode_opc_special_r6(env, ctx);
17031 } else {
17032 decode_opc_special_legacy(env, ctx);
17033 }
17034 }
17035 }
17036
17037 static void decode_opc_special2_legacy(CPUMIPSState *env, DisasContext *ctx)
17038 {
17039 int rs, rt, rd;
17040 uint32_t op1;
17041
17042 check_insn_opc_removed(ctx, ISA_MIPS32R6);
17043
17044 rs = (ctx->opcode >> 21) & 0x1f;
17045 rt = (ctx->opcode >> 16) & 0x1f;
17046 rd = (ctx->opcode >> 11) & 0x1f;
17047
17048 op1 = MASK_SPECIAL2(ctx->opcode);
17049 switch (op1) {
17050 case OPC_MADD ... OPC_MADDU: /* Multiply and add/sub */
17051 case OPC_MSUB ... OPC_MSUBU:
17052 check_insn(ctx, ISA_MIPS32);
17053 gen_muldiv(ctx, op1, rd & 3, rs, rt);
17054 break;
17055 case OPC_MUL:
17056 gen_arith(ctx, op1, rd, rs, rt);
17057 break;
17058 case OPC_DIV_G_2F:
17059 case OPC_DIVU_G_2F:
17060 case OPC_MULT_G_2F:
17061 case OPC_MULTU_G_2F:
17062 case OPC_MOD_G_2F:
17063 case OPC_MODU_G_2F:
17064 check_insn(ctx, INSN_LOONGSON2F);
17065 gen_loongson_integer(ctx, op1, rd, rs, rt);
17066 break;
17067 case OPC_CLO:
17068 case OPC_CLZ:
17069 check_insn(ctx, ISA_MIPS32);
17070 gen_cl(ctx, op1, rd, rs);
17071 break;
17072 case OPC_SDBBP:
17073 if (is_uhi(extract32(ctx->opcode, 6, 20))) {
17074 gen_helper_do_semihosting(cpu_env);
17075 } else {
17076 /* XXX: not clear which exception should be raised
17077 * when in debug mode...
17078 */
17079 check_insn(ctx, ISA_MIPS32);
17080 generate_exception_end(ctx, EXCP_DBp);
17081 }
17082 break;
17083 #if defined(TARGET_MIPS64)
17084 case OPC_DCLO:
17085 case OPC_DCLZ:
17086 check_insn(ctx, ISA_MIPS64);
17087 check_mips_64(ctx);
17088 gen_cl(ctx, op1, rd, rs);
17089 break;
17090 case OPC_DMULT_G_2F:
17091 case OPC_DMULTU_G_2F:
17092 case OPC_DDIV_G_2F:
17093 case OPC_DDIVU_G_2F:
17094 case OPC_DMOD_G_2F:
17095 case OPC_DMODU_G_2F:
17096 check_insn(ctx, INSN_LOONGSON2F);
17097 gen_loongson_integer(ctx, op1, rd, rs, rt);
17098 break;
17099 #endif
17100 default: /* Invalid */
17101 MIPS_INVAL("special2_legacy");
17102 generate_exception_end(ctx, EXCP_RI);
17103 break;
17104 }
17105 }
17106
17107 static void decode_opc_special3_r6(CPUMIPSState *env, DisasContext *ctx)
17108 {
17109 int rs, rt, rd, sa;
17110 uint32_t op1, op2;
17111 int16_t imm;
17112
17113 rs = (ctx->opcode >> 21) & 0x1f;
17114 rt = (ctx->opcode >> 16) & 0x1f;
17115 rd = (ctx->opcode >> 11) & 0x1f;
17116 sa = (ctx->opcode >> 6) & 0x1f;
17117 imm = (int16_t)ctx->opcode >> 7;
17118
17119 op1 = MASK_SPECIAL3(ctx->opcode);
17120 switch (op1) {
17121 case R6_OPC_PREF:
17122 if (rt >= 24) {
17123 /* hint codes 24-31 are reserved and signal RI */
17124 generate_exception_end(ctx, EXCP_RI);
17125 }
17126 /* Treat as NOP. */
17127 break;
17128 case R6_OPC_CACHE:
17129 /* Treat as NOP. */
17130 break;
17131 case R6_OPC_SC:
17132 gen_st_cond(ctx, op1, rt, rs, imm);
17133 break;
17134 case R6_OPC_LL:
17135 gen_ld(ctx, op1, rt, rs, imm);
17136 break;
17137 case OPC_BSHFL:
17138 {
17139 if (rd == 0) {
17140 /* Treat as NOP. */
17141 break;
17142 }
17143 op2 = MASK_BSHFL(ctx->opcode);
17144 switch (op2) {
17145 case OPC_ALIGN ... OPC_ALIGN_END:
17146 gen_align(ctx, OPC_ALIGN, rd, rs, rt, sa & 3);
17147 break;
17148 case OPC_BITSWAP:
17149 gen_bitswap(ctx, op2, rd, rt);
17150 break;
17151 }
17152 }
17153 break;
17154 #if defined(TARGET_MIPS64)
17155 case R6_OPC_SCD:
17156 gen_st_cond(ctx, op1, rt, rs, imm);
17157 break;
17158 case R6_OPC_LLD:
17159 gen_ld(ctx, op1, rt, rs, imm);
17160 break;
17161 case OPC_DBSHFL:
17162 check_mips_64(ctx);
17163 {
17164 if (rd == 0) {
17165 /* Treat as NOP. */
17166 break;
17167 }
17168 op2 = MASK_DBSHFL(ctx->opcode);
17169 switch (op2) {
17170 case OPC_DALIGN ... OPC_DALIGN_END:
17171 gen_align(ctx, OPC_DALIGN, rd, rs, rt, sa & 7);
17172 break;
17173 case OPC_DBITSWAP:
17174 gen_bitswap(ctx, op2, rd, rt);
17175 break;
17176 }
17177
17178 }
17179 break;
17180 #endif
17181 default: /* Invalid */
17182 MIPS_INVAL("special3_r6");
17183 generate_exception_end(ctx, EXCP_RI);
17184 break;
17185 }
17186 }
17187
17188 static void decode_opc_special3_legacy(CPUMIPSState *env, DisasContext *ctx)
17189 {
17190 int rs, rt, rd;
17191 uint32_t op1, op2;
17192
17193 rs = (ctx->opcode >> 21) & 0x1f;
17194 rt = (ctx->opcode >> 16) & 0x1f;
17195 rd = (ctx->opcode >> 11) & 0x1f;
17196
17197 op1 = MASK_SPECIAL3(ctx->opcode);
17198 switch (op1) {
17199 case OPC_DIV_G_2E ... OPC_DIVU_G_2E:
17200 case OPC_MOD_G_2E ... OPC_MODU_G_2E:
17201 case OPC_MULT_G_2E ... OPC_MULTU_G_2E:
17202 /* OPC_MULT_G_2E, OPC_ADDUH_QB_DSP, OPC_MUL_PH_DSP have
17203 * the same mask and op1. */
17204 if ((ctx->insn_flags & ASE_DSPR2) && (op1 == OPC_MULT_G_2E)) {
17205 op2 = MASK_ADDUH_QB(ctx->opcode);
17206 switch (op2) {
17207 case OPC_ADDUH_QB:
17208 case OPC_ADDUH_R_QB:
17209 case OPC_ADDQH_PH:
17210 case OPC_ADDQH_R_PH:
17211 case OPC_ADDQH_W:
17212 case OPC_ADDQH_R_W:
17213 case OPC_SUBUH_QB:
17214 case OPC_SUBUH_R_QB:
17215 case OPC_SUBQH_PH:
17216 case OPC_SUBQH_R_PH:
17217 case OPC_SUBQH_W:
17218 case OPC_SUBQH_R_W:
17219 gen_mipsdsp_arith(ctx, op1, op2, rd, rs, rt);
17220 break;
17221 case OPC_MUL_PH:
17222 case OPC_MUL_S_PH:
17223 case OPC_MULQ_S_W:
17224 case OPC_MULQ_RS_W:
17225 gen_mipsdsp_multiply(ctx, op1, op2, rd, rs, rt, 1);
17226 break;
17227 default:
17228 MIPS_INVAL("MASK ADDUH.QB");
17229 generate_exception_end(ctx, EXCP_RI);
17230 break;
17231 }
17232 } else if (ctx->insn_flags & INSN_LOONGSON2E) {
17233 gen_loongson_integer(ctx, op1, rd, rs, rt);
17234 } else {
17235 generate_exception_end(ctx, EXCP_RI);
17236 }
17237 break;
17238 case OPC_LX_DSP:
17239 op2 = MASK_LX(ctx->opcode);
17240 switch (op2) {
17241 #if defined(TARGET_MIPS64)
17242 case OPC_LDX:
17243 #endif
17244 case OPC_LBUX:
17245 case OPC_LHX:
17246 case OPC_LWX:
17247 gen_mipsdsp_ld(ctx, op2, rd, rs, rt);
17248 break;
17249 default: /* Invalid */
17250 MIPS_INVAL("MASK LX");
17251 generate_exception_end(ctx, EXCP_RI);
17252 break;
17253 }
17254 break;
17255 case OPC_ABSQ_S_PH_DSP:
17256 op2 = MASK_ABSQ_S_PH(ctx->opcode);
17257 switch (op2) {
17258 case OPC_ABSQ_S_QB:
17259 case OPC_ABSQ_S_PH:
17260 case OPC_ABSQ_S_W:
17261 case OPC_PRECEQ_W_PHL:
17262 case OPC_PRECEQ_W_PHR:
17263 case OPC_PRECEQU_PH_QBL:
17264 case OPC_PRECEQU_PH_QBR:
17265 case OPC_PRECEQU_PH_QBLA:
17266 case OPC_PRECEQU_PH_QBRA:
17267 case OPC_PRECEU_PH_QBL:
17268 case OPC_PRECEU_PH_QBR:
17269 case OPC_PRECEU_PH_QBLA:
17270 case OPC_PRECEU_PH_QBRA:
17271 gen_mipsdsp_arith(ctx, op1, op2, rd, rs, rt);
17272 break;
17273 case OPC_BITREV:
17274 case OPC_REPL_QB:
17275 case OPC_REPLV_QB:
17276 case OPC_REPL_PH:
17277 case OPC_REPLV_PH:
17278 gen_mipsdsp_bitinsn(ctx, op1, op2, rd, rt);
17279 break;
17280 default:
17281 MIPS_INVAL("MASK ABSQ_S.PH");
17282 generate_exception_end(ctx, EXCP_RI);
17283 break;
17284 }
17285 break;
17286 case OPC_ADDU_QB_DSP:
17287 op2 = MASK_ADDU_QB(ctx->opcode);
17288 switch (op2) {
17289 case OPC_ADDQ_PH:
17290 case OPC_ADDQ_S_PH:
17291 case OPC_ADDQ_S_W:
17292 case OPC_ADDU_QB:
17293 case OPC_ADDU_S_QB:
17294 case OPC_ADDU_PH:
17295 case OPC_ADDU_S_PH:
17296 case OPC_SUBQ_PH:
17297 case OPC_SUBQ_S_PH:
17298 case OPC_SUBQ_S_W:
17299 case OPC_SUBU_QB:
17300 case OPC_SUBU_S_QB:
17301 case OPC_SUBU_PH:
17302 case OPC_SUBU_S_PH:
17303 case OPC_ADDSC:
17304 case OPC_ADDWC:
17305 case OPC_MODSUB:
17306 case OPC_RADDU_W_QB:
17307 gen_mipsdsp_arith(ctx, op1, op2, rd, rs, rt);
17308 break;
17309 case OPC_MULEU_S_PH_QBL:
17310 case OPC_MULEU_S_PH_QBR:
17311 case OPC_MULQ_RS_PH:
17312 case OPC_MULEQ_S_W_PHL:
17313 case OPC_MULEQ_S_W_PHR:
17314 case OPC_MULQ_S_PH:
17315 gen_mipsdsp_multiply(ctx, op1, op2, rd, rs, rt, 1);
17316 break;
17317 default: /* Invalid */
17318 MIPS_INVAL("MASK ADDU.QB");
17319 generate_exception_end(ctx, EXCP_RI);
17320 break;
17321
17322 }
17323 break;
17324 case OPC_CMPU_EQ_QB_DSP:
17325 op2 = MASK_CMPU_EQ_QB(ctx->opcode);
17326 switch (op2) {
17327 case OPC_PRECR_SRA_PH_W:
17328 case OPC_PRECR_SRA_R_PH_W:
17329 gen_mipsdsp_arith(ctx, op1, op2, rt, rs, rd);
17330 break;
17331 case OPC_PRECR_QB_PH:
17332 case OPC_PRECRQ_QB_PH:
17333 case OPC_PRECRQ_PH_W:
17334 case OPC_PRECRQ_RS_PH_W:
17335 case OPC_PRECRQU_S_QB_PH:
17336 gen_mipsdsp_arith(ctx, op1, op2, rd, rs, rt);
17337 break;
17338 case OPC_CMPU_EQ_QB:
17339 case OPC_CMPU_LT_QB:
17340 case OPC_CMPU_LE_QB:
17341 case OPC_CMP_EQ_PH:
17342 case OPC_CMP_LT_PH:
17343 case OPC_CMP_LE_PH:
17344 gen_mipsdsp_add_cmp_pick(ctx, op1, op2, rd, rs, rt, 0);
17345 break;
17346 case OPC_CMPGU_EQ_QB:
17347 case OPC_CMPGU_LT_QB:
17348 case OPC_CMPGU_LE_QB:
17349 case OPC_CMPGDU_EQ_QB:
17350 case OPC_CMPGDU_LT_QB:
17351 case OPC_CMPGDU_LE_QB:
17352 case OPC_PICK_QB:
17353 case OPC_PICK_PH:
17354 case OPC_PACKRL_PH:
17355 gen_mipsdsp_add_cmp_pick(ctx, op1, op2, rd, rs, rt, 1);
17356 break;
17357 default: /* Invalid */
17358 MIPS_INVAL("MASK CMPU.EQ.QB");
17359 generate_exception_end(ctx, EXCP_RI);
17360 break;
17361 }
17362 break;
17363 case OPC_SHLL_QB_DSP:
17364 gen_mipsdsp_shift(ctx, op1, rd, rs, rt);
17365 break;
17366 case OPC_DPA_W_PH_DSP:
17367 op2 = MASK_DPA_W_PH(ctx->opcode);
17368 switch (op2) {
17369 case OPC_DPAU_H_QBL:
17370 case OPC_DPAU_H_QBR:
17371 case OPC_DPSU_H_QBL:
17372 case OPC_DPSU_H_QBR:
17373 case OPC_DPA_W_PH:
17374 case OPC_DPAX_W_PH:
17375 case OPC_DPAQ_S_W_PH:
17376 case OPC_DPAQX_S_W_PH:
17377 case OPC_DPAQX_SA_W_PH:
17378 case OPC_DPS_W_PH:
17379 case OPC_DPSX_W_PH:
17380 case OPC_DPSQ_S_W_PH:
17381 case OPC_DPSQX_S_W_PH:
17382 case OPC_DPSQX_SA_W_PH:
17383 case OPC_MULSAQ_S_W_PH:
17384 case OPC_DPAQ_SA_L_W:
17385 case OPC_DPSQ_SA_L_W:
17386 case OPC_MAQ_S_W_PHL:
17387 case OPC_MAQ_S_W_PHR:
17388 case OPC_MAQ_SA_W_PHL:
17389 case OPC_MAQ_SA_W_PHR:
17390 case OPC_MULSA_W_PH:
17391 gen_mipsdsp_multiply(ctx, op1, op2, rd, rs, rt, 0);
17392 break;
17393 default: /* Invalid */
17394 MIPS_INVAL("MASK DPAW.PH");
17395 generate_exception_end(ctx, EXCP_RI);
17396 break;
17397 }
17398 break;
17399 case OPC_INSV_DSP:
17400 op2 = MASK_INSV(ctx->opcode);
17401 switch (op2) {
17402 case OPC_INSV:
17403 check_dsp(ctx);
17404 {
17405 TCGv t0, t1;
17406
17407 if (rt == 0) {
17408 break;
17409 }
17410
17411 t0 = tcg_temp_new();
17412 t1 = tcg_temp_new();
17413
17414 gen_load_gpr(t0, rt);
17415 gen_load_gpr(t1, rs);
17416
17417 gen_helper_insv(cpu_gpr[rt], cpu_env, t1, t0);
17418
17419 tcg_temp_free(t0);
17420 tcg_temp_free(t1);
17421 break;
17422 }
17423 default: /* Invalid */
17424 MIPS_INVAL("MASK INSV");
17425 generate_exception_end(ctx, EXCP_RI);
17426 break;
17427 }
17428 break;
17429 case OPC_APPEND_DSP:
17430 gen_mipsdsp_append(env, ctx, op1, rt, rs, rd);
17431 break;
17432 case OPC_EXTR_W_DSP:
17433 op2 = MASK_EXTR_W(ctx->opcode);
17434 switch (op2) {
17435 case OPC_EXTR_W:
17436 case OPC_EXTR_R_W:
17437 case OPC_EXTR_RS_W:
17438 case OPC_EXTR_S_H:
17439 case OPC_EXTRV_S_H:
17440 case OPC_EXTRV_W:
17441 case OPC_EXTRV_R_W:
17442 case OPC_EXTRV_RS_W:
17443 case OPC_EXTP:
17444 case OPC_EXTPV:
17445 case OPC_EXTPDP:
17446 case OPC_EXTPDPV:
17447 gen_mipsdsp_accinsn(ctx, op1, op2, rt, rs, rd, 1);
17448 break;
17449 case OPC_RDDSP:
17450 gen_mipsdsp_accinsn(ctx, op1, op2, rd, rs, rt, 1);
17451 break;
17452 case OPC_SHILO:
17453 case OPC_SHILOV:
17454 case OPC_MTHLIP:
17455 case OPC_WRDSP:
17456 gen_mipsdsp_accinsn(ctx, op1, op2, rd, rs, rt, 0);
17457 break;
17458 default: /* Invalid */
17459 MIPS_INVAL("MASK EXTR.W");
17460 generate_exception_end(ctx, EXCP_RI);
17461 break;
17462 }
17463 break;
17464 #if defined(TARGET_MIPS64)
17465 case OPC_DDIV_G_2E ... OPC_DDIVU_G_2E:
17466 case OPC_DMULT_G_2E ... OPC_DMULTU_G_2E:
17467 case OPC_DMOD_G_2E ... OPC_DMODU_G_2E:
17468 check_insn(ctx, INSN_LOONGSON2E);
17469 gen_loongson_integer(ctx, op1, rd, rs, rt);
17470 break;
17471 case OPC_ABSQ_S_QH_DSP:
17472 op2 = MASK_ABSQ_S_QH(ctx->opcode);
17473 switch (op2) {
17474 case OPC_PRECEQ_L_PWL:
17475 case OPC_PRECEQ_L_PWR:
17476 case OPC_PRECEQ_PW_QHL:
17477 case OPC_PRECEQ_PW_QHR:
17478 case OPC_PRECEQ_PW_QHLA:
17479 case OPC_PRECEQ_PW_QHRA:
17480 case OPC_PRECEQU_QH_OBL:
17481 case OPC_PRECEQU_QH_OBR:
17482 case OPC_PRECEQU_QH_OBLA:
17483 case OPC_PRECEQU_QH_OBRA:
17484 case OPC_PRECEU_QH_OBL:
17485 case OPC_PRECEU_QH_OBR:
17486 case OPC_PRECEU_QH_OBLA:
17487 case OPC_PRECEU_QH_OBRA:
17488 case OPC_ABSQ_S_OB:
17489 case OPC_ABSQ_S_PW:
17490 case OPC_ABSQ_S_QH:
17491 gen_mipsdsp_arith(ctx, op1, op2, rd, rs, rt);
17492 break;
17493 case OPC_REPL_OB:
17494 case OPC_REPL_PW:
17495 case OPC_REPL_QH:
17496 case OPC_REPLV_OB:
17497 case OPC_REPLV_PW:
17498 case OPC_REPLV_QH:
17499 gen_mipsdsp_bitinsn(ctx, op1, op2, rd, rt);
17500 break;
17501 default: /* Invalid */
17502 MIPS_INVAL("MASK ABSQ_S.QH");
17503 generate_exception_end(ctx, EXCP_RI);
17504 break;
17505 }
17506 break;
17507 case OPC_ADDU_OB_DSP:
17508 op2 = MASK_ADDU_OB(ctx->opcode);
17509 switch (op2) {
17510 case OPC_RADDU_L_OB:
17511 case OPC_SUBQ_PW:
17512 case OPC_SUBQ_S_PW:
17513 case OPC_SUBQ_QH:
17514 case OPC_SUBQ_S_QH:
17515 case OPC_SUBU_OB:
17516 case OPC_SUBU_S_OB:
17517 case OPC_SUBU_QH:
17518 case OPC_SUBU_S_QH:
17519 case OPC_SUBUH_OB:
17520 case OPC_SUBUH_R_OB:
17521 case OPC_ADDQ_PW:
17522 case OPC_ADDQ_S_PW:
17523 case OPC_ADDQ_QH:
17524 case OPC_ADDQ_S_QH:
17525 case OPC_ADDU_OB:
17526 case OPC_ADDU_S_OB:
17527 case OPC_ADDU_QH:
17528 case OPC_ADDU_S_QH:
17529 case OPC_ADDUH_OB:
17530 case OPC_ADDUH_R_OB:
17531 gen_mipsdsp_arith(ctx, op1, op2, rd, rs, rt);
17532 break;
17533 case OPC_MULEQ_S_PW_QHL:
17534 case OPC_MULEQ_S_PW_QHR:
17535 case OPC_MULEU_S_QH_OBL:
17536 case OPC_MULEU_S_QH_OBR:
17537 case OPC_MULQ_RS_QH:
17538 gen_mipsdsp_multiply(ctx, op1, op2, rd, rs, rt, 1);
17539 break;
17540 default: /* Invalid */
17541 MIPS_INVAL("MASK ADDU.OB");
17542 generate_exception_end(ctx, EXCP_RI);
17543 break;
17544 }
17545 break;
17546 case OPC_CMPU_EQ_OB_DSP:
17547 op2 = MASK_CMPU_EQ_OB(ctx->opcode);
17548 switch (op2) {
17549 case OPC_PRECR_SRA_QH_PW:
17550 case OPC_PRECR_SRA_R_QH_PW:
17551 /* Return value is rt. */
17552 gen_mipsdsp_arith(ctx, op1, op2, rt, rs, rd);
17553 break;
17554 case OPC_PRECR_OB_QH:
17555 case OPC_PRECRQ_OB_QH:
17556 case OPC_PRECRQ_PW_L:
17557 case OPC_PRECRQ_QH_PW:
17558 case OPC_PRECRQ_RS_QH_PW:
17559 case OPC_PRECRQU_S_OB_QH:
17560 gen_mipsdsp_arith(ctx, op1, op2, rd, rs, rt);
17561 break;
17562 case OPC_CMPU_EQ_OB:
17563 case OPC_CMPU_LT_OB:
17564 case OPC_CMPU_LE_OB:
17565 case OPC_CMP_EQ_QH:
17566 case OPC_CMP_LT_QH:
17567 case OPC_CMP_LE_QH:
17568 case OPC_CMP_EQ_PW:
17569 case OPC_CMP_LT_PW:
17570 case OPC_CMP_LE_PW:
17571 gen_mipsdsp_add_cmp_pick(ctx, op1, op2, rd, rs, rt, 0);
17572 break;
17573 case OPC_CMPGDU_EQ_OB:
17574 case OPC_CMPGDU_LT_OB:
17575 case OPC_CMPGDU_LE_OB:
17576 case OPC_CMPGU_EQ_OB:
17577 case OPC_CMPGU_LT_OB:
17578 case OPC_CMPGU_LE_OB:
17579 case OPC_PACKRL_PW:
17580 case OPC_PICK_OB:
17581 case OPC_PICK_PW:
17582 case OPC_PICK_QH:
17583 gen_mipsdsp_add_cmp_pick(ctx, op1, op2, rd, rs, rt, 1);
17584 break;
17585 default: /* Invalid */
17586 MIPS_INVAL("MASK CMPU_EQ.OB");
17587 generate_exception_end(ctx, EXCP_RI);
17588 break;
17589 }
17590 break;
17591 case OPC_DAPPEND_DSP:
17592 gen_mipsdsp_append(env, ctx, op1, rt, rs, rd);
17593 break;
17594 case OPC_DEXTR_W_DSP:
17595 op2 = MASK_DEXTR_W(ctx->opcode);
17596 switch (op2) {
17597 case OPC_DEXTP:
17598 case OPC_DEXTPDP:
17599 case OPC_DEXTPDPV:
17600 case OPC_DEXTPV:
17601 case OPC_DEXTR_L:
17602 case OPC_DEXTR_R_L:
17603 case OPC_DEXTR_RS_L:
17604 case OPC_DEXTR_W:
17605 case OPC_DEXTR_R_W:
17606 case OPC_DEXTR_RS_W:
17607 case OPC_DEXTR_S_H:
17608 case OPC_DEXTRV_L:
17609 case OPC_DEXTRV_R_L:
17610 case OPC_DEXTRV_RS_L:
17611 case OPC_DEXTRV_S_H:
17612 case OPC_DEXTRV_W:
17613 case OPC_DEXTRV_R_W:
17614 case OPC_DEXTRV_RS_W:
17615 gen_mipsdsp_accinsn(ctx, op1, op2, rt, rs, rd, 1);
17616 break;
17617 case OPC_DMTHLIP:
17618 case OPC_DSHILO:
17619 case OPC_DSHILOV:
17620 gen_mipsdsp_accinsn(ctx, op1, op2, rd, rs, rt, 0);
17621 break;
17622 default: /* Invalid */
17623 MIPS_INVAL("MASK EXTR.W");
17624 generate_exception_end(ctx, EXCP_RI);
17625 break;
17626 }
17627 break;
17628 case OPC_DPAQ_W_QH_DSP:
17629 op2 = MASK_DPAQ_W_QH(ctx->opcode);
17630 switch (op2) {
17631 case OPC_DPAU_H_OBL:
17632 case OPC_DPAU_H_OBR:
17633 case OPC_DPSU_H_OBL:
17634 case OPC_DPSU_H_OBR:
17635 case OPC_DPA_W_QH:
17636 case OPC_DPAQ_S_W_QH:
17637 case OPC_DPS_W_QH:
17638 case OPC_DPSQ_S_W_QH:
17639 case OPC_MULSAQ_S_W_QH:
17640 case OPC_DPAQ_SA_L_PW:
17641 case OPC_DPSQ_SA_L_PW:
17642 case OPC_MULSAQ_S_L_PW:
17643 gen_mipsdsp_multiply(ctx, op1, op2, rd, rs, rt, 0);
17644 break;
17645 case OPC_MAQ_S_W_QHLL:
17646 case OPC_MAQ_S_W_QHLR:
17647 case OPC_MAQ_S_W_QHRL:
17648 case OPC_MAQ_S_W_QHRR:
17649 case OPC_MAQ_SA_W_QHLL:
17650 case OPC_MAQ_SA_W_QHLR:
17651 case OPC_MAQ_SA_W_QHRL:
17652 case OPC_MAQ_SA_W_QHRR:
17653 case OPC_MAQ_S_L_PWL:
17654 case OPC_MAQ_S_L_PWR:
17655 case OPC_DMADD:
17656 case OPC_DMADDU:
17657 case OPC_DMSUB:
17658 case OPC_DMSUBU:
17659 gen_mipsdsp_multiply(ctx, op1, op2, rd, rs, rt, 0);
17660 break;
17661 default: /* Invalid */
17662 MIPS_INVAL("MASK DPAQ.W.QH");
17663 generate_exception_end(ctx, EXCP_RI);
17664 break;
17665 }
17666 break;
17667 case OPC_DINSV_DSP:
17668 op2 = MASK_INSV(ctx->opcode);
17669 switch (op2) {
17670 case OPC_DINSV:
17671 {
17672 TCGv t0, t1;
17673
17674 if (rt == 0) {
17675 break;
17676 }
17677 check_dsp(ctx);
17678
17679 t0 = tcg_temp_new();
17680 t1 = tcg_temp_new();
17681
17682 gen_load_gpr(t0, rt);
17683 gen_load_gpr(t1, rs);
17684
17685 gen_helper_dinsv(cpu_gpr[rt], cpu_env, t1, t0);
17686
17687 tcg_temp_free(t0);
17688 tcg_temp_free(t1);
17689 break;
17690 }
17691 default: /* Invalid */
17692 MIPS_INVAL("MASK DINSV");
17693 generate_exception_end(ctx, EXCP_RI);
17694 break;
17695 }
17696 break;
17697 case OPC_SHLL_OB_DSP:
17698 gen_mipsdsp_shift(ctx, op1, rd, rs, rt);
17699 break;
17700 #endif
17701 default: /* Invalid */
17702 MIPS_INVAL("special3_legacy");
17703 generate_exception_end(ctx, EXCP_RI);
17704 break;
17705 }
17706 }
17707
17708 static void decode_opc_special3(CPUMIPSState *env, DisasContext *ctx)
17709 {
17710 int rs, rt, rd, sa;
17711 uint32_t op1, op2;
17712
17713 rs = (ctx->opcode >> 21) & 0x1f;
17714 rt = (ctx->opcode >> 16) & 0x1f;
17715 rd = (ctx->opcode >> 11) & 0x1f;
17716 sa = (ctx->opcode >> 6) & 0x1f;
17717
17718 op1 = MASK_SPECIAL3(ctx->opcode);
17719 switch (op1) {
17720 case OPC_EXT:
17721 case OPC_INS:
17722 check_insn(ctx, ISA_MIPS32R2);
17723 gen_bitops(ctx, op1, rt, rs, sa, rd);
17724 break;
17725 case OPC_BSHFL:
17726 op2 = MASK_BSHFL(ctx->opcode);
17727 switch (op2) {
17728 case OPC_ALIGN ... OPC_ALIGN_END:
17729 case OPC_BITSWAP:
17730 check_insn(ctx, ISA_MIPS32R6);
17731 decode_opc_special3_r6(env, ctx);
17732 break;
17733 default:
17734 check_insn(ctx, ISA_MIPS32R2);
17735 gen_bshfl(ctx, op2, rt, rd);
17736 break;
17737 }
17738 break;
17739 #if defined(TARGET_MIPS64)
17740 case OPC_DEXTM ... OPC_DEXT:
17741 case OPC_DINSM ... OPC_DINS:
17742 check_insn(ctx, ISA_MIPS64R2);
17743 check_mips_64(ctx);
17744 gen_bitops(ctx, op1, rt, rs, sa, rd);
17745 break;
17746 case OPC_DBSHFL:
17747 op2 = MASK_DBSHFL(ctx->opcode);
17748 switch (op2) {
17749 case OPC_DALIGN ... OPC_DALIGN_END:
17750 case OPC_DBITSWAP:
17751 check_insn(ctx, ISA_MIPS32R6);
17752 decode_opc_special3_r6(env, ctx);
17753 break;
17754 default:
17755 check_insn(ctx, ISA_MIPS64R2);
17756 check_mips_64(ctx);
17757 op2 = MASK_DBSHFL(ctx->opcode);
17758 gen_bshfl(ctx, op2, rt, rd);
17759 break;
17760 }
17761 break;
17762 #endif
17763 case OPC_RDHWR:
17764 gen_rdhwr(ctx, rt, rd, extract32(ctx->opcode, 6, 3));
17765 break;
17766 case OPC_FORK:
17767 check_insn(ctx, ASE_MT);
17768 {
17769 TCGv t0 = tcg_temp_new();
17770 TCGv t1 = tcg_temp_new();
17771
17772 gen_load_gpr(t0, rt);
17773 gen_load_gpr(t1, rs);
17774 gen_helper_fork(t0, t1);
17775 tcg_temp_free(t0);
17776 tcg_temp_free(t1);
17777 }
17778 break;
17779 case OPC_YIELD:
17780 check_insn(ctx, ASE_MT);
17781 {
17782 TCGv t0 = tcg_temp_new();
17783
17784 gen_load_gpr(t0, rs);
17785 gen_helper_yield(t0, cpu_env, t0);
17786 gen_store_gpr(t0, rd);
17787 tcg_temp_free(t0);
17788 }
17789 break;
17790 default:
17791 if (ctx->insn_flags & ISA_MIPS32R6) {
17792 decode_opc_special3_r6(env, ctx);
17793 } else {
17794 decode_opc_special3_legacy(env, ctx);
17795 }
17796 }
17797 }
17798
17799 /* MIPS SIMD Architecture (MSA) */
17800 static inline int check_msa_access(DisasContext *ctx)
17801 {
17802 if (unlikely((ctx->hflags & MIPS_HFLAG_FPU) &&
17803 !(ctx->hflags & MIPS_HFLAG_F64))) {
17804 generate_exception_end(ctx, EXCP_RI);
17805 return 0;
17806 }
17807
17808 if (unlikely(!(ctx->hflags & MIPS_HFLAG_MSA))) {
17809 if (ctx->insn_flags & ASE_MSA) {
17810 generate_exception_end(ctx, EXCP_MSADIS);
17811 return 0;
17812 } else {
17813 generate_exception_end(ctx, EXCP_RI);
17814 return 0;
17815 }
17816 }
17817 return 1;
17818 }
17819
17820 static void gen_check_zero_element(TCGv tresult, uint8_t df, uint8_t wt)
17821 {
17822 /* generates tcg ops to check if any element is 0 */
17823 /* Note this function only works with MSA_WRLEN = 128 */
17824 uint64_t eval_zero_or_big = 0;
17825 uint64_t eval_big = 0;
17826 TCGv_i64 t0 = tcg_temp_new_i64();
17827 TCGv_i64 t1 = tcg_temp_new_i64();
17828 switch (df) {
17829 case DF_BYTE:
17830 eval_zero_or_big = 0x0101010101010101ULL;
17831 eval_big = 0x8080808080808080ULL;
17832 break;
17833 case DF_HALF:
17834 eval_zero_or_big = 0x0001000100010001ULL;
17835 eval_big = 0x8000800080008000ULL;
17836 break;
17837 case DF_WORD:
17838 eval_zero_or_big = 0x0000000100000001ULL;
17839 eval_big = 0x8000000080000000ULL;
17840 break;
17841 case DF_DOUBLE:
17842 eval_zero_or_big = 0x0000000000000001ULL;
17843 eval_big = 0x8000000000000000ULL;
17844 break;
17845 }
17846 tcg_gen_subi_i64(t0, msa_wr_d[wt<<1], eval_zero_or_big);
17847 tcg_gen_andc_i64(t0, t0, msa_wr_d[wt<<1]);
17848 tcg_gen_andi_i64(t0, t0, eval_big);
17849 tcg_gen_subi_i64(t1, msa_wr_d[(wt<<1)+1], eval_zero_or_big);
17850 tcg_gen_andc_i64(t1, t1, msa_wr_d[(wt<<1)+1]);
17851 tcg_gen_andi_i64(t1, t1, eval_big);
17852 tcg_gen_or_i64(t0, t0, t1);
17853 /* if all bits are zero then all elements are not zero */
17854 /* if some bit is non-zero then some element is zero */
17855 tcg_gen_setcondi_i64(TCG_COND_NE, t0, t0, 0);
17856 tcg_gen_trunc_i64_tl(tresult, t0);
17857 tcg_temp_free_i64(t0);
17858 tcg_temp_free_i64(t1);
17859 }
17860
17861 static void gen_msa_branch(CPUMIPSState *env, DisasContext *ctx, uint32_t op1)
17862 {
17863 uint8_t df = (ctx->opcode >> 21) & 0x3;
17864 uint8_t wt = (ctx->opcode >> 16) & 0x1f;
17865 int64_t s16 = (int16_t)ctx->opcode;
17866
17867 check_msa_access(ctx);
17868
17869 if (ctx->insn_flags & ISA_MIPS32R6 && ctx->hflags & MIPS_HFLAG_BMASK) {
17870 generate_exception_end(ctx, EXCP_RI);
17871 return;
17872 }
17873 switch (op1) {
17874 case OPC_BZ_V:
17875 case OPC_BNZ_V:
17876 {
17877 TCGv_i64 t0 = tcg_temp_new_i64();
17878 tcg_gen_or_i64(t0, msa_wr_d[wt<<1], msa_wr_d[(wt<<1)+1]);
17879 tcg_gen_setcondi_i64((op1 == OPC_BZ_V) ?
17880 TCG_COND_EQ : TCG_COND_NE, t0, t0, 0);
17881 tcg_gen_trunc_i64_tl(bcond, t0);
17882 tcg_temp_free_i64(t0);
17883 }
17884 break;
17885 case OPC_BZ_B:
17886 case OPC_BZ_H:
17887 case OPC_BZ_W:
17888 case OPC_BZ_D:
17889 gen_check_zero_element(bcond, df, wt);
17890 break;
17891 case OPC_BNZ_B:
17892 case OPC_BNZ_H:
17893 case OPC_BNZ_W:
17894 case OPC_BNZ_D:
17895 gen_check_zero_element(bcond, df, wt);
17896 tcg_gen_setcondi_tl(TCG_COND_EQ, bcond, bcond, 0);
17897 break;
17898 }
17899
17900 ctx->btarget = ctx->pc + (s16 << 2) + 4;
17901
17902 ctx->hflags |= MIPS_HFLAG_BC;
17903 ctx->hflags |= MIPS_HFLAG_BDS32;
17904 }
17905
17906 static void gen_msa_i8(CPUMIPSState *env, DisasContext *ctx)
17907 {
17908 #define MASK_MSA_I8(op) (MASK_MSA_MINOR(op) | (op & (0x03 << 24)))
17909 uint8_t i8 = (ctx->opcode >> 16) & 0xff;
17910 uint8_t ws = (ctx->opcode >> 11) & 0x1f;
17911 uint8_t wd = (ctx->opcode >> 6) & 0x1f;
17912
17913 TCGv_i32 twd = tcg_const_i32(wd);
17914 TCGv_i32 tws = tcg_const_i32(ws);
17915 TCGv_i32 ti8 = tcg_const_i32(i8);
17916
17917 switch (MASK_MSA_I8(ctx->opcode)) {
17918 case OPC_ANDI_B:
17919 gen_helper_msa_andi_b(cpu_env, twd, tws, ti8);
17920 break;
17921 case OPC_ORI_B:
17922 gen_helper_msa_ori_b(cpu_env, twd, tws, ti8);
17923 break;
17924 case OPC_NORI_B:
17925 gen_helper_msa_nori_b(cpu_env, twd, tws, ti8);
17926 break;
17927 case OPC_XORI_B:
17928 gen_helper_msa_xori_b(cpu_env, twd, tws, ti8);
17929 break;
17930 case OPC_BMNZI_B:
17931 gen_helper_msa_bmnzi_b(cpu_env, twd, tws, ti8);
17932 break;
17933 case OPC_BMZI_B:
17934 gen_helper_msa_bmzi_b(cpu_env, twd, tws, ti8);
17935 break;
17936 case OPC_BSELI_B:
17937 gen_helper_msa_bseli_b(cpu_env, twd, tws, ti8);
17938 break;
17939 case OPC_SHF_B:
17940 case OPC_SHF_H:
17941 case OPC_SHF_W:
17942 {
17943 uint8_t df = (ctx->opcode >> 24) & 0x3;
17944 if (df == DF_DOUBLE) {
17945 generate_exception_end(ctx, EXCP_RI);
17946 } else {
17947 TCGv_i32 tdf = tcg_const_i32(df);
17948 gen_helper_msa_shf_df(cpu_env, tdf, twd, tws, ti8);
17949 tcg_temp_free_i32(tdf);
17950 }
17951 }
17952 break;
17953 default:
17954 MIPS_INVAL("MSA instruction");
17955 generate_exception_end(ctx, EXCP_RI);
17956 break;
17957 }
17958
17959 tcg_temp_free_i32(twd);
17960 tcg_temp_free_i32(tws);
17961 tcg_temp_free_i32(ti8);
17962 }
17963
17964 static void gen_msa_i5(CPUMIPSState *env, DisasContext *ctx)
17965 {
17966 #define MASK_MSA_I5(op) (MASK_MSA_MINOR(op) | (op & (0x7 << 23)))
17967 uint8_t df = (ctx->opcode >> 21) & 0x3;
17968 int8_t s5 = (int8_t) sextract32(ctx->opcode, 16, 5);
17969 uint8_t u5 = (ctx->opcode >> 16) & 0x1f;
17970 uint8_t ws = (ctx->opcode >> 11) & 0x1f;
17971 uint8_t wd = (ctx->opcode >> 6) & 0x1f;
17972
17973 TCGv_i32 tdf = tcg_const_i32(df);
17974 TCGv_i32 twd = tcg_const_i32(wd);
17975 TCGv_i32 tws = tcg_const_i32(ws);
17976 TCGv_i32 timm = tcg_temp_new_i32();
17977 tcg_gen_movi_i32(timm, u5);
17978
17979 switch (MASK_MSA_I5(ctx->opcode)) {
17980 case OPC_ADDVI_df:
17981 gen_helper_msa_addvi_df(cpu_env, tdf, twd, tws, timm);
17982 break;
17983 case OPC_SUBVI_df:
17984 gen_helper_msa_subvi_df(cpu_env, tdf, twd, tws, timm);
17985 break;
17986 case OPC_MAXI_S_df:
17987 tcg_gen_movi_i32(timm, s5);
17988 gen_helper_msa_maxi_s_df(cpu_env, tdf, twd, tws, timm);
17989 break;
17990 case OPC_MAXI_U_df:
17991 gen_helper_msa_maxi_u_df(cpu_env, tdf, twd, tws, timm);
17992 break;
17993 case OPC_MINI_S_df:
17994 tcg_gen_movi_i32(timm, s5);
17995 gen_helper_msa_mini_s_df(cpu_env, tdf, twd, tws, timm);
17996 break;
17997 case OPC_MINI_U_df:
17998 gen_helper_msa_mini_u_df(cpu_env, tdf, twd, tws, timm);
17999 break;
18000 case OPC_CEQI_df:
18001 tcg_gen_movi_i32(timm, s5);
18002 gen_helper_msa_ceqi_df(cpu_env, tdf, twd, tws, timm);
18003 break;
18004 case OPC_CLTI_S_df:
18005 tcg_gen_movi_i32(timm, s5);
18006 gen_helper_msa_clti_s_df(cpu_env, tdf, twd, tws, timm);
18007 break;
18008 case OPC_CLTI_U_df:
18009 gen_helper_msa_clti_u_df(cpu_env, tdf, twd, tws, timm);
18010 break;
18011 case OPC_CLEI_S_df:
18012 tcg_gen_movi_i32(timm, s5);
18013 gen_helper_msa_clei_s_df(cpu_env, tdf, twd, tws, timm);
18014 break;
18015 case OPC_CLEI_U_df:
18016 gen_helper_msa_clei_u_df(cpu_env, tdf, twd, tws, timm);
18017 break;
18018 case OPC_LDI_df:
18019 {
18020 int32_t s10 = sextract32(ctx->opcode, 11, 10);
18021 tcg_gen_movi_i32(timm, s10);
18022 gen_helper_msa_ldi_df(cpu_env, tdf, twd, timm);
18023 }
18024 break;
18025 default:
18026 MIPS_INVAL("MSA instruction");
18027 generate_exception_end(ctx, EXCP_RI);
18028 break;
18029 }
18030
18031 tcg_temp_free_i32(tdf);
18032 tcg_temp_free_i32(twd);
18033 tcg_temp_free_i32(tws);
18034 tcg_temp_free_i32(timm);
18035 }
18036
18037 static void gen_msa_bit(CPUMIPSState *env, DisasContext *ctx)
18038 {
18039 #define MASK_MSA_BIT(op) (MASK_MSA_MINOR(op) | (op & (0x7 << 23)))
18040 uint8_t dfm = (ctx->opcode >> 16) & 0x7f;
18041 uint32_t df = 0, m = 0;
18042 uint8_t ws = (ctx->opcode >> 11) & 0x1f;
18043 uint8_t wd = (ctx->opcode >> 6) & 0x1f;
18044
18045 TCGv_i32 tdf;
18046 TCGv_i32 tm;
18047 TCGv_i32 twd;
18048 TCGv_i32 tws;
18049
18050 if ((dfm & 0x40) == 0x00) {
18051 m = dfm & 0x3f;
18052 df = DF_DOUBLE;
18053 } else if ((dfm & 0x60) == 0x40) {
18054 m = dfm & 0x1f;
18055 df = DF_WORD;
18056 } else if ((dfm & 0x70) == 0x60) {
18057 m = dfm & 0x0f;
18058 df = DF_HALF;
18059 } else if ((dfm & 0x78) == 0x70) {
18060 m = dfm & 0x7;
18061 df = DF_BYTE;
18062 } else {
18063 generate_exception_end(ctx, EXCP_RI);
18064 return;
18065 }
18066
18067 tdf = tcg_const_i32(df);
18068 tm = tcg_const_i32(m);
18069 twd = tcg_const_i32(wd);
18070 tws = tcg_const_i32(ws);
18071
18072 switch (MASK_MSA_BIT(ctx->opcode)) {
18073 case OPC_SLLI_df:
18074 gen_helper_msa_slli_df(cpu_env, tdf, twd, tws, tm);
18075 break;
18076 case OPC_SRAI_df:
18077 gen_helper_msa_srai_df(cpu_env, tdf, twd, tws, tm);
18078 break;
18079 case OPC_SRLI_df:
18080 gen_helper_msa_srli_df(cpu_env, tdf, twd, tws, tm);
18081 break;
18082 case OPC_BCLRI_df:
18083 gen_helper_msa_bclri_df(cpu_env, tdf, twd, tws, tm);
18084 break;
18085 case OPC_BSETI_df:
18086 gen_helper_msa_bseti_df(cpu_env, tdf, twd, tws, tm);
18087 break;
18088 case OPC_BNEGI_df:
18089 gen_helper_msa_bnegi_df(cpu_env, tdf, twd, tws, tm);
18090 break;
18091 case OPC_BINSLI_df:
18092 gen_helper_msa_binsli_df(cpu_env, tdf, twd, tws, tm);
18093 break;
18094 case OPC_BINSRI_df:
18095 gen_helper_msa_binsri_df(cpu_env, tdf, twd, tws, tm);
18096 break;
18097 case OPC_SAT_S_df:
18098 gen_helper_msa_sat_s_df(cpu_env, tdf, twd, tws, tm);
18099 break;
18100 case OPC_SAT_U_df:
18101 gen_helper_msa_sat_u_df(cpu_env, tdf, twd, tws, tm);
18102 break;
18103 case OPC_SRARI_df:
18104 gen_helper_msa_srari_df(cpu_env, tdf, twd, tws, tm);
18105 break;
18106 case OPC_SRLRI_df:
18107 gen_helper_msa_srlri_df(cpu_env, tdf, twd, tws, tm);
18108 break;
18109 default:
18110 MIPS_INVAL("MSA instruction");
18111 generate_exception_end(ctx, EXCP_RI);
18112 break;
18113 }
18114
18115 tcg_temp_free_i32(tdf);
18116 tcg_temp_free_i32(tm);
18117 tcg_temp_free_i32(twd);
18118 tcg_temp_free_i32(tws);
18119 }
18120
18121 static void gen_msa_3r(CPUMIPSState *env, DisasContext *ctx)
18122 {
18123 #define MASK_MSA_3R(op) (MASK_MSA_MINOR(op) | (op & (0x7 << 23)))
18124 uint8_t df = (ctx->opcode >> 21) & 0x3;
18125 uint8_t wt = (ctx->opcode >> 16) & 0x1f;
18126 uint8_t ws = (ctx->opcode >> 11) & 0x1f;
18127 uint8_t wd = (ctx->opcode >> 6) & 0x1f;
18128
18129 TCGv_i32 tdf = tcg_const_i32(df);
18130 TCGv_i32 twd = tcg_const_i32(wd);
18131 TCGv_i32 tws = tcg_const_i32(ws);
18132 TCGv_i32 twt = tcg_const_i32(wt);
18133
18134 switch (MASK_MSA_3R(ctx->opcode)) {
18135 case OPC_SLL_df:
18136 gen_helper_msa_sll_df(cpu_env, tdf, twd, tws, twt);
18137 break;
18138 case OPC_ADDV_df:
18139 gen_helper_msa_addv_df(cpu_env, tdf, twd, tws, twt);
18140 break;
18141 case OPC_CEQ_df:
18142 gen_helper_msa_ceq_df(cpu_env, tdf, twd, tws, twt);
18143 break;
18144 case OPC_ADD_A_df:
18145 gen_helper_msa_add_a_df(cpu_env, tdf, twd, tws, twt);
18146 break;
18147 case OPC_SUBS_S_df:
18148 gen_helper_msa_subs_s_df(cpu_env, tdf, twd, tws, twt);
18149 break;
18150 case OPC_MULV_df:
18151 gen_helper_msa_mulv_df(cpu_env, tdf, twd, tws, twt);
18152 break;
18153 case OPC_SLD_df:
18154 gen_helper_msa_sld_df(cpu_env, tdf, twd, tws, twt);
18155 break;
18156 case OPC_VSHF_df:
18157 gen_helper_msa_vshf_df(cpu_env, tdf, twd, tws, twt);
18158 break;
18159 case OPC_SRA_df:
18160 gen_helper_msa_sra_df(cpu_env, tdf, twd, tws, twt);
18161 break;
18162 case OPC_SUBV_df:
18163 gen_helper_msa_subv_df(cpu_env, tdf, twd, tws, twt);
18164 break;
18165 case OPC_ADDS_A_df:
18166 gen_helper_msa_adds_a_df(cpu_env, tdf, twd, tws, twt);
18167 break;
18168 case OPC_SUBS_U_df:
18169 gen_helper_msa_subs_u_df(cpu_env, tdf, twd, tws, twt);
18170 break;
18171 case OPC_MADDV_df:
18172 gen_helper_msa_maddv_df(cpu_env, tdf, twd, tws, twt);
18173 break;
18174 case OPC_SPLAT_df:
18175 gen_helper_msa_splat_df(cpu_env, tdf, twd, tws, twt);
18176 break;
18177 case OPC_SRAR_df:
18178 gen_helper_msa_srar_df(cpu_env, tdf, twd, tws, twt);
18179 break;
18180 case OPC_SRL_df:
18181 gen_helper_msa_srl_df(cpu_env, tdf, twd, tws, twt);
18182 break;
18183 case OPC_MAX_S_df:
18184 gen_helper_msa_max_s_df(cpu_env, tdf, twd, tws, twt);
18185 break;
18186 case OPC_CLT_S_df:
18187 gen_helper_msa_clt_s_df(cpu_env, tdf, twd, tws, twt);
18188 break;
18189 case OPC_ADDS_S_df:
18190 gen_helper_msa_adds_s_df(cpu_env, tdf, twd, tws, twt);
18191 break;
18192 case OPC_SUBSUS_U_df:
18193 gen_helper_msa_subsus_u_df(cpu_env, tdf, twd, tws, twt);
18194 break;
18195 case OPC_MSUBV_df:
18196 gen_helper_msa_msubv_df(cpu_env, tdf, twd, tws, twt);
18197 break;
18198 case OPC_PCKEV_df:
18199 gen_helper_msa_pckev_df(cpu_env, tdf, twd, tws, twt);
18200 break;
18201 case OPC_SRLR_df:
18202 gen_helper_msa_srlr_df(cpu_env, tdf, twd, tws, twt);
18203 break;
18204 case OPC_BCLR_df:
18205 gen_helper_msa_bclr_df(cpu_env, tdf, twd, tws, twt);
18206 break;
18207 case OPC_MAX_U_df:
18208 gen_helper_msa_max_u_df(cpu_env, tdf, twd, tws, twt);
18209 break;
18210 case OPC_CLT_U_df:
18211 gen_helper_msa_clt_u_df(cpu_env, tdf, twd, tws, twt);
18212 break;
18213 case OPC_ADDS_U_df:
18214 gen_helper_msa_adds_u_df(cpu_env, tdf, twd, tws, twt);
18215 break;
18216 case OPC_SUBSUU_S_df:
18217 gen_helper_msa_subsuu_s_df(cpu_env, tdf, twd, tws, twt);
18218 break;
18219 case OPC_PCKOD_df:
18220 gen_helper_msa_pckod_df(cpu_env, tdf, twd, tws, twt);
18221 break;
18222 case OPC_BSET_df:
18223 gen_helper_msa_bset_df(cpu_env, tdf, twd, tws, twt);
18224 break;
18225 case OPC_MIN_S_df:
18226 gen_helper_msa_min_s_df(cpu_env, tdf, twd, tws, twt);
18227 break;
18228 case OPC_CLE_S_df:
18229 gen_helper_msa_cle_s_df(cpu_env, tdf, twd, tws, twt);
18230 break;
18231 case OPC_AVE_S_df:
18232 gen_helper_msa_ave_s_df(cpu_env, tdf, twd, tws, twt);
18233 break;
18234 case OPC_ASUB_S_df:
18235 gen_helper_msa_asub_s_df(cpu_env, tdf, twd, tws, twt);
18236 break;
18237 case OPC_DIV_S_df:
18238 gen_helper_msa_div_s_df(cpu_env, tdf, twd, tws, twt);
18239 break;
18240 case OPC_ILVL_df:
18241 gen_helper_msa_ilvl_df(cpu_env, tdf, twd, tws, twt);
18242 break;
18243 case OPC_BNEG_df:
18244 gen_helper_msa_bneg_df(cpu_env, tdf, twd, tws, twt);
18245 break;
18246 case OPC_MIN_U_df:
18247 gen_helper_msa_min_u_df(cpu_env, tdf, twd, tws, twt);
18248 break;
18249 case OPC_CLE_U_df:
18250 gen_helper_msa_cle_u_df(cpu_env, tdf, twd, tws, twt);
18251 break;
18252 case OPC_AVE_U_df:
18253 gen_helper_msa_ave_u_df(cpu_env, tdf, twd, tws, twt);
18254 break;
18255 case OPC_ASUB_U_df:
18256 gen_helper_msa_asub_u_df(cpu_env, tdf, twd, tws, twt);
18257 break;
18258 case OPC_DIV_U_df:
18259 gen_helper_msa_div_u_df(cpu_env, tdf, twd, tws, twt);
18260 break;
18261 case OPC_ILVR_df:
18262 gen_helper_msa_ilvr_df(cpu_env, tdf, twd, tws, twt);
18263 break;
18264 case OPC_BINSL_df:
18265 gen_helper_msa_binsl_df(cpu_env, tdf, twd, tws, twt);
18266 break;
18267 case OPC_MAX_A_df:
18268 gen_helper_msa_max_a_df(cpu_env, tdf, twd, tws, twt);
18269 break;
18270 case OPC_AVER_S_df:
18271 gen_helper_msa_aver_s_df(cpu_env, tdf, twd, tws, twt);
18272 break;
18273 case OPC_MOD_S_df:
18274 gen_helper_msa_mod_s_df(cpu_env, tdf, twd, tws, twt);
18275 break;
18276 case OPC_ILVEV_df:
18277 gen_helper_msa_ilvev_df(cpu_env, tdf, twd, tws, twt);
18278 break;
18279 case OPC_BINSR_df:
18280 gen_helper_msa_binsr_df(cpu_env, tdf, twd, tws, twt);
18281 break;
18282 case OPC_MIN_A_df:
18283 gen_helper_msa_min_a_df(cpu_env, tdf, twd, tws, twt);
18284 break;
18285 case OPC_AVER_U_df:
18286 gen_helper_msa_aver_u_df(cpu_env, tdf, twd, tws, twt);
18287 break;
18288 case OPC_MOD_U_df:
18289 gen_helper_msa_mod_u_df(cpu_env, tdf, twd, tws, twt);
18290 break;
18291 case OPC_ILVOD_df:
18292 gen_helper_msa_ilvod_df(cpu_env, tdf, twd, tws, twt);
18293 break;
18294
18295 case OPC_DOTP_S_df:
18296 case OPC_DOTP_U_df:
18297 case OPC_DPADD_S_df:
18298 case OPC_DPADD_U_df:
18299 case OPC_DPSUB_S_df:
18300 case OPC_HADD_S_df:
18301 case OPC_DPSUB_U_df:
18302 case OPC_HADD_U_df:
18303 case OPC_HSUB_S_df:
18304 case OPC_HSUB_U_df:
18305 if (df == DF_BYTE) {
18306 generate_exception_end(ctx, EXCP_RI);
18307 break;
18308 }
18309 switch (MASK_MSA_3R(ctx->opcode)) {
18310 case OPC_DOTP_S_df:
18311 gen_helper_msa_dotp_s_df(cpu_env, tdf, twd, tws, twt);
18312 break;
18313 case OPC_DOTP_U_df:
18314 gen_helper_msa_dotp_u_df(cpu_env, tdf, twd, tws, twt);
18315 break;
18316 case OPC_DPADD_S_df:
18317 gen_helper_msa_dpadd_s_df(cpu_env, tdf, twd, tws, twt);
18318 break;
18319 case OPC_DPADD_U_df:
18320 gen_helper_msa_dpadd_u_df(cpu_env, tdf, twd, tws, twt);
18321 break;
18322 case OPC_DPSUB_S_df:
18323 gen_helper_msa_dpsub_s_df(cpu_env, tdf, twd, tws, twt);
18324 break;
18325 case OPC_HADD_S_df:
18326 gen_helper_msa_hadd_s_df(cpu_env, tdf, twd, tws, twt);
18327 break;
18328 case OPC_DPSUB_U_df:
18329 gen_helper_msa_dpsub_u_df(cpu_env, tdf, twd, tws, twt);
18330 break;
18331 case OPC_HADD_U_df:
18332 gen_helper_msa_hadd_u_df(cpu_env, tdf, twd, tws, twt);
18333 break;
18334 case OPC_HSUB_S_df:
18335 gen_helper_msa_hsub_s_df(cpu_env, tdf, twd, tws, twt);
18336 break;
18337 case OPC_HSUB_U_df:
18338 gen_helper_msa_hsub_u_df(cpu_env, tdf, twd, tws, twt);
18339 break;
18340 }
18341 break;
18342 default:
18343 MIPS_INVAL("MSA instruction");
18344 generate_exception_end(ctx, EXCP_RI);
18345 break;
18346 }
18347 tcg_temp_free_i32(twd);
18348 tcg_temp_free_i32(tws);
18349 tcg_temp_free_i32(twt);
18350 tcg_temp_free_i32(tdf);
18351 }
18352
18353 static void gen_msa_elm_3e(CPUMIPSState *env, DisasContext *ctx)
18354 {
18355 #define MASK_MSA_ELM_DF3E(op) (MASK_MSA_MINOR(op) | (op & (0x3FF << 16)))
18356 uint8_t source = (ctx->opcode >> 11) & 0x1f;
18357 uint8_t dest = (ctx->opcode >> 6) & 0x1f;
18358 TCGv telm = tcg_temp_new();
18359 TCGv_i32 tsr = tcg_const_i32(source);
18360 TCGv_i32 tdt = tcg_const_i32(dest);
18361
18362 switch (MASK_MSA_ELM_DF3E(ctx->opcode)) {
18363 case OPC_CTCMSA:
18364 gen_load_gpr(telm, source);
18365 gen_helper_msa_ctcmsa(cpu_env, telm, tdt);
18366 break;
18367 case OPC_CFCMSA:
18368 gen_helper_msa_cfcmsa(telm, cpu_env, tsr);
18369 gen_store_gpr(telm, dest);
18370 break;
18371 case OPC_MOVE_V:
18372 gen_helper_msa_move_v(cpu_env, tdt, tsr);
18373 break;
18374 default:
18375 MIPS_INVAL("MSA instruction");
18376 generate_exception_end(ctx, EXCP_RI);
18377 break;
18378 }
18379
18380 tcg_temp_free(telm);
18381 tcg_temp_free_i32(tdt);
18382 tcg_temp_free_i32(tsr);
18383 }
18384
18385 static void gen_msa_elm_df(CPUMIPSState *env, DisasContext *ctx, uint32_t df,
18386 uint32_t n)
18387 {
18388 #define MASK_MSA_ELM(op) (MASK_MSA_MINOR(op) | (op & (0xf << 22)))
18389 uint8_t ws = (ctx->opcode >> 11) & 0x1f;
18390 uint8_t wd = (ctx->opcode >> 6) & 0x1f;
18391
18392 TCGv_i32 tws = tcg_const_i32(ws);
18393 TCGv_i32 twd = tcg_const_i32(wd);
18394 TCGv_i32 tn = tcg_const_i32(n);
18395 TCGv_i32 tdf = tcg_const_i32(df);
18396
18397 switch (MASK_MSA_ELM(ctx->opcode)) {
18398 case OPC_SLDI_df:
18399 gen_helper_msa_sldi_df(cpu_env, tdf, twd, tws, tn);
18400 break;
18401 case OPC_SPLATI_df:
18402 gen_helper_msa_splati_df(cpu_env, tdf, twd, tws, tn);
18403 break;
18404 case OPC_INSVE_df:
18405 gen_helper_msa_insve_df(cpu_env, tdf, twd, tws, tn);
18406 break;
18407 case OPC_COPY_S_df:
18408 case OPC_COPY_U_df:
18409 case OPC_INSERT_df:
18410 #if !defined(TARGET_MIPS64)
18411 /* Double format valid only for MIPS64 */
18412 if (df == DF_DOUBLE) {
18413 generate_exception_end(ctx, EXCP_RI);
18414 break;
18415 }
18416 #endif
18417 switch (MASK_MSA_ELM(ctx->opcode)) {
18418 case OPC_COPY_S_df:
18419 gen_helper_msa_copy_s_df(cpu_env, tdf, twd, tws, tn);
18420 break;
18421 case OPC_COPY_U_df:
18422 gen_helper_msa_copy_u_df(cpu_env, tdf, twd, tws, tn);
18423 break;
18424 case OPC_INSERT_df:
18425 gen_helper_msa_insert_df(cpu_env, tdf, twd, tws, tn);
18426 break;
18427 }
18428 break;
18429 default:
18430 MIPS_INVAL("MSA instruction");
18431 generate_exception_end(ctx, EXCP_RI);
18432 }
18433 tcg_temp_free_i32(twd);
18434 tcg_temp_free_i32(tws);
18435 tcg_temp_free_i32(tn);
18436 tcg_temp_free_i32(tdf);
18437 }
18438
18439 static void gen_msa_elm(CPUMIPSState *env, DisasContext *ctx)
18440 {
18441 uint8_t dfn = (ctx->opcode >> 16) & 0x3f;
18442 uint32_t df = 0, n = 0;
18443
18444 if ((dfn & 0x30) == 0x00) {
18445 n = dfn & 0x0f;
18446 df = DF_BYTE;
18447 } else if ((dfn & 0x38) == 0x20) {
18448 n = dfn & 0x07;
18449 df = DF_HALF;
18450 } else if ((dfn & 0x3c) == 0x30) {
18451 n = dfn & 0x03;
18452 df = DF_WORD;
18453 } else if ((dfn & 0x3e) == 0x38) {
18454 n = dfn & 0x01;
18455 df = DF_DOUBLE;
18456 } else if (dfn == 0x3E) {
18457 /* CTCMSA, CFCMSA, MOVE.V */
18458 gen_msa_elm_3e(env, ctx);
18459 return;
18460 } else {
18461 generate_exception_end(ctx, EXCP_RI);
18462 return;
18463 }
18464
18465 gen_msa_elm_df(env, ctx, df, n);
18466 }
18467
18468 static void gen_msa_3rf(CPUMIPSState *env, DisasContext *ctx)
18469 {
18470 #define MASK_MSA_3RF(op) (MASK_MSA_MINOR(op) | (op & (0xf << 22)))
18471 uint8_t df = (ctx->opcode >> 21) & 0x1;
18472 uint8_t wt = (ctx->opcode >> 16) & 0x1f;
18473 uint8_t ws = (ctx->opcode >> 11) & 0x1f;
18474 uint8_t wd = (ctx->opcode >> 6) & 0x1f;
18475
18476 TCGv_i32 twd = tcg_const_i32(wd);
18477 TCGv_i32 tws = tcg_const_i32(ws);
18478 TCGv_i32 twt = tcg_const_i32(wt);
18479 TCGv_i32 tdf = tcg_temp_new_i32();
18480
18481 /* adjust df value for floating-point instruction */
18482 tcg_gen_movi_i32(tdf, df + 2);
18483
18484 switch (MASK_MSA_3RF(ctx->opcode)) {
18485 case OPC_FCAF_df:
18486 gen_helper_msa_fcaf_df(cpu_env, tdf, twd, tws, twt);
18487 break;
18488 case OPC_FADD_df:
18489 gen_helper_msa_fadd_df(cpu_env, tdf, twd, tws, twt);
18490 break;
18491 case OPC_FCUN_df:
18492 gen_helper_msa_fcun_df(cpu_env, tdf, twd, tws, twt);
18493 break;
18494 case OPC_FSUB_df:
18495 gen_helper_msa_fsub_df(cpu_env, tdf, twd, tws, twt);
18496 break;
18497 case OPC_FCOR_df:
18498 gen_helper_msa_fcor_df(cpu_env, tdf, twd, tws, twt);
18499 break;
18500 case OPC_FCEQ_df:
18501 gen_helper_msa_fceq_df(cpu_env, tdf, twd, tws, twt);
18502 break;
18503 case OPC_FMUL_df:
18504 gen_helper_msa_fmul_df(cpu_env, tdf, twd, tws, twt);
18505 break;
18506 case OPC_FCUNE_df:
18507 gen_helper_msa_fcune_df(cpu_env, tdf, twd, tws, twt);
18508 break;
18509 case OPC_FCUEQ_df:
18510 gen_helper_msa_fcueq_df(cpu_env, tdf, twd, tws, twt);
18511 break;
18512 case OPC_FDIV_df:
18513 gen_helper_msa_fdiv_df(cpu_env, tdf, twd, tws, twt);
18514 break;
18515 case OPC_FCNE_df:
18516 gen_helper_msa_fcne_df(cpu_env, tdf, twd, tws, twt);
18517 break;
18518 case OPC_FCLT_df:
18519 gen_helper_msa_fclt_df(cpu_env, tdf, twd, tws, twt);
18520 break;
18521 case OPC_FMADD_df:
18522 gen_helper_msa_fmadd_df(cpu_env, tdf, twd, tws, twt);
18523 break;
18524 case OPC_MUL_Q_df:
18525 tcg_gen_movi_i32(tdf, df + 1);
18526 gen_helper_msa_mul_q_df(cpu_env, tdf, twd, tws, twt);
18527 break;
18528 case OPC_FCULT_df:
18529 gen_helper_msa_fcult_df(cpu_env, tdf, twd, tws, twt);
18530 break;
18531 case OPC_FMSUB_df:
18532 gen_helper_msa_fmsub_df(cpu_env, tdf, twd, tws, twt);
18533 break;
18534 case OPC_MADD_Q_df:
18535 tcg_gen_movi_i32(tdf, df + 1);
18536 gen_helper_msa_madd_q_df(cpu_env, tdf, twd, tws, twt);
18537 break;
18538 case OPC_FCLE_df:
18539 gen_helper_msa_fcle_df(cpu_env, tdf, twd, tws, twt);
18540 break;
18541 case OPC_MSUB_Q_df:
18542 tcg_gen_movi_i32(tdf, df + 1);
18543 gen_helper_msa_msub_q_df(cpu_env, tdf, twd, tws, twt);
18544 break;
18545 case OPC_FCULE_df:
18546 gen_helper_msa_fcule_df(cpu_env, tdf, twd, tws, twt);
18547 break;
18548 case OPC_FEXP2_df:
18549 gen_helper_msa_fexp2_df(cpu_env, tdf, twd, tws, twt);
18550 break;
18551 case OPC_FSAF_df:
18552 gen_helper_msa_fsaf_df(cpu_env, tdf, twd, tws, twt);
18553 break;
18554 case OPC_FEXDO_df:
18555 gen_helper_msa_fexdo_df(cpu_env, tdf, twd, tws, twt);
18556 break;
18557 case OPC_FSUN_df:
18558 gen_helper_msa_fsun_df(cpu_env, tdf, twd, tws, twt);
18559 break;
18560 case OPC_FSOR_df:
18561 gen_helper_msa_fsor_df(cpu_env, tdf, twd, tws, twt);
18562 break;
18563 case OPC_FSEQ_df:
18564 gen_helper_msa_fseq_df(cpu_env, tdf, twd, tws, twt);
18565 break;
18566 case OPC_FTQ_df:
18567 gen_helper_msa_ftq_df(cpu_env, tdf, twd, tws, twt);
18568 break;
18569 case OPC_FSUNE_df:
18570 gen_helper_msa_fsune_df(cpu_env, tdf, twd, tws, twt);
18571 break;
18572 case OPC_FSUEQ_df:
18573 gen_helper_msa_fsueq_df(cpu_env, tdf, twd, tws, twt);
18574 break;
18575 case OPC_FSNE_df:
18576 gen_helper_msa_fsne_df(cpu_env, tdf, twd, tws, twt);
18577 break;
18578 case OPC_FSLT_df:
18579 gen_helper_msa_fslt_df(cpu_env, tdf, twd, tws, twt);
18580 break;
18581 case OPC_FMIN_df:
18582 gen_helper_msa_fmin_df(cpu_env, tdf, twd, tws, twt);
18583 break;
18584 case OPC_MULR_Q_df:
18585 tcg_gen_movi_i32(tdf, df + 1);
18586 gen_helper_msa_mulr_q_df(cpu_env, tdf, twd, tws, twt);
18587 break;
18588 case OPC_FSULT_df:
18589 gen_helper_msa_fsult_df(cpu_env, tdf, twd, tws, twt);
18590 break;
18591 case OPC_FMIN_A_df:
18592 gen_helper_msa_fmin_a_df(cpu_env, tdf, twd, tws, twt);
18593 break;
18594 case OPC_MADDR_Q_df:
18595 tcg_gen_movi_i32(tdf, df + 1);
18596 gen_helper_msa_maddr_q_df(cpu_env, tdf, twd, tws, twt);
18597 break;
18598 case OPC_FSLE_df:
18599 gen_helper_msa_fsle_df(cpu_env, tdf, twd, tws, twt);
18600 break;
18601 case OPC_FMAX_df:
18602 gen_helper_msa_fmax_df(cpu_env, tdf, twd, tws, twt);
18603 break;
18604 case OPC_MSUBR_Q_df:
18605 tcg_gen_movi_i32(tdf, df + 1);
18606 gen_helper_msa_msubr_q_df(cpu_env, tdf, twd, tws, twt);
18607 break;
18608 case OPC_FSULE_df:
18609 gen_helper_msa_fsule_df(cpu_env, tdf, twd, tws, twt);
18610 break;
18611 case OPC_FMAX_A_df:
18612 gen_helper_msa_fmax_a_df(cpu_env, tdf, twd, tws, twt);
18613 break;
18614 default:
18615 MIPS_INVAL("MSA instruction");
18616 generate_exception_end(ctx, EXCP_RI);
18617 break;
18618 }
18619
18620 tcg_temp_free_i32(twd);
18621 tcg_temp_free_i32(tws);
18622 tcg_temp_free_i32(twt);
18623 tcg_temp_free_i32(tdf);
18624 }
18625
18626 static void gen_msa_2r(CPUMIPSState *env, DisasContext *ctx)
18627 {
18628 #define MASK_MSA_2R(op) (MASK_MSA_MINOR(op) | (op & (0x1f << 21)) | \
18629 (op & (0x7 << 18)))
18630 uint8_t wt = (ctx->opcode >> 16) & 0x1f;
18631 uint8_t ws = (ctx->opcode >> 11) & 0x1f;
18632 uint8_t wd = (ctx->opcode >> 6) & 0x1f;
18633 uint8_t df = (ctx->opcode >> 16) & 0x3;
18634 TCGv_i32 twd = tcg_const_i32(wd);
18635 TCGv_i32 tws = tcg_const_i32(ws);
18636 TCGv_i32 twt = tcg_const_i32(wt);
18637 TCGv_i32 tdf = tcg_const_i32(df);
18638
18639 switch (MASK_MSA_2R(ctx->opcode)) {
18640 case OPC_FILL_df:
18641 #if !defined(TARGET_MIPS64)
18642 /* Double format valid only for MIPS64 */
18643 if (df == DF_DOUBLE) {
18644 generate_exception_end(ctx, EXCP_RI);
18645 break;
18646 }
18647 #endif
18648 gen_helper_msa_fill_df(cpu_env, tdf, twd, tws); /* trs */
18649 break;
18650 case OPC_PCNT_df:
18651 gen_helper_msa_pcnt_df(cpu_env, tdf, twd, tws);
18652 break;
18653 case OPC_NLOC_df:
18654 gen_helper_msa_nloc_df(cpu_env, tdf, twd, tws);
18655 break;
18656 case OPC_NLZC_df:
18657 gen_helper_msa_nlzc_df(cpu_env, tdf, twd, tws);
18658 break;
18659 default:
18660 MIPS_INVAL("MSA instruction");
18661 generate_exception_end(ctx, EXCP_RI);
18662 break;
18663 }
18664
18665 tcg_temp_free_i32(twd);
18666 tcg_temp_free_i32(tws);
18667 tcg_temp_free_i32(twt);
18668 tcg_temp_free_i32(tdf);
18669 }
18670
18671 static void gen_msa_2rf(CPUMIPSState *env, DisasContext *ctx)
18672 {
18673 #define MASK_MSA_2RF(op) (MASK_MSA_MINOR(op) | (op & (0x1f << 21)) | \
18674 (op & (0xf << 17)))
18675 uint8_t wt = (ctx->opcode >> 16) & 0x1f;
18676 uint8_t ws = (ctx->opcode >> 11) & 0x1f;
18677 uint8_t wd = (ctx->opcode >> 6) & 0x1f;
18678 uint8_t df = (ctx->opcode >> 16) & 0x1;
18679 TCGv_i32 twd = tcg_const_i32(wd);
18680 TCGv_i32 tws = tcg_const_i32(ws);
18681 TCGv_i32 twt = tcg_const_i32(wt);
18682 /* adjust df value for floating-point instruction */
18683 TCGv_i32 tdf = tcg_const_i32(df + 2);
18684
18685 switch (MASK_MSA_2RF(ctx->opcode)) {
18686 case OPC_FCLASS_df:
18687 gen_helper_msa_fclass_df(cpu_env, tdf, twd, tws);
18688 break;
18689 case OPC_FTRUNC_S_df:
18690 gen_helper_msa_ftrunc_s_df(cpu_env, tdf, twd, tws);
18691 break;
18692 case OPC_FTRUNC_U_df:
18693 gen_helper_msa_ftrunc_u_df(cpu_env, tdf, twd, tws);
18694 break;
18695 case OPC_FSQRT_df:
18696 gen_helper_msa_fsqrt_df(cpu_env, tdf, twd, tws);
18697 break;
18698 case OPC_FRSQRT_df:
18699 gen_helper_msa_frsqrt_df(cpu_env, tdf, twd, tws);
18700 break;
18701 case OPC_FRCP_df:
18702 gen_helper_msa_frcp_df(cpu_env, tdf, twd, tws);
18703 break;
18704 case OPC_FRINT_df:
18705 gen_helper_msa_frint_df(cpu_env, tdf, twd, tws);
18706 break;
18707 case OPC_FLOG2_df:
18708 gen_helper_msa_flog2_df(cpu_env, tdf, twd, tws);
18709 break;
18710 case OPC_FEXUPL_df:
18711 gen_helper_msa_fexupl_df(cpu_env, tdf, twd, tws);
18712 break;
18713 case OPC_FEXUPR_df:
18714 gen_helper_msa_fexupr_df(cpu_env, tdf, twd, tws);
18715 break;
18716 case OPC_FFQL_df:
18717 gen_helper_msa_ffql_df(cpu_env, tdf, twd, tws);
18718 break;
18719 case OPC_FFQR_df:
18720 gen_helper_msa_ffqr_df(cpu_env, tdf, twd, tws);
18721 break;
18722 case OPC_FTINT_S_df:
18723 gen_helper_msa_ftint_s_df(cpu_env, tdf, twd, tws);
18724 break;
18725 case OPC_FTINT_U_df:
18726 gen_helper_msa_ftint_u_df(cpu_env, tdf, twd, tws);
18727 break;
18728 case OPC_FFINT_S_df:
18729 gen_helper_msa_ffint_s_df(cpu_env, tdf, twd, tws);
18730 break;
18731 case OPC_FFINT_U_df:
18732 gen_helper_msa_ffint_u_df(cpu_env, tdf, twd, tws);
18733 break;
18734 }
18735
18736 tcg_temp_free_i32(twd);
18737 tcg_temp_free_i32(tws);
18738 tcg_temp_free_i32(twt);
18739 tcg_temp_free_i32(tdf);
18740 }
18741
18742 static void gen_msa_vec_v(CPUMIPSState *env, DisasContext *ctx)
18743 {
18744 #define MASK_MSA_VEC(op) (MASK_MSA_MINOR(op) | (op & (0x1f << 21)))
18745 uint8_t wt = (ctx->opcode >> 16) & 0x1f;
18746 uint8_t ws = (ctx->opcode >> 11) & 0x1f;
18747 uint8_t wd = (ctx->opcode >> 6) & 0x1f;
18748 TCGv_i32 twd = tcg_const_i32(wd);
18749 TCGv_i32 tws = tcg_const_i32(ws);
18750 TCGv_i32 twt = tcg_const_i32(wt);
18751
18752 switch (MASK_MSA_VEC(ctx->opcode)) {
18753 case OPC_AND_V:
18754 gen_helper_msa_and_v(cpu_env, twd, tws, twt);
18755 break;
18756 case OPC_OR_V:
18757 gen_helper_msa_or_v(cpu_env, twd, tws, twt);
18758 break;
18759 case OPC_NOR_V:
18760 gen_helper_msa_nor_v(cpu_env, twd, tws, twt);
18761 break;
18762 case OPC_XOR_V:
18763 gen_helper_msa_xor_v(cpu_env, twd, tws, twt);
18764 break;
18765 case OPC_BMNZ_V:
18766 gen_helper_msa_bmnz_v(cpu_env, twd, tws, twt);
18767 break;
18768 case OPC_BMZ_V:
18769 gen_helper_msa_bmz_v(cpu_env, twd, tws, twt);
18770 break;
18771 case OPC_BSEL_V:
18772 gen_helper_msa_bsel_v(cpu_env, twd, tws, twt);
18773 break;
18774 default:
18775 MIPS_INVAL("MSA instruction");
18776 generate_exception_end(ctx, EXCP_RI);
18777 break;
18778 }
18779
18780 tcg_temp_free_i32(twd);
18781 tcg_temp_free_i32(tws);
18782 tcg_temp_free_i32(twt);
18783 }
18784
18785 static void gen_msa_vec(CPUMIPSState *env, DisasContext *ctx)
18786 {
18787 switch (MASK_MSA_VEC(ctx->opcode)) {
18788 case OPC_AND_V:
18789 case OPC_OR_V:
18790 case OPC_NOR_V:
18791 case OPC_XOR_V:
18792 case OPC_BMNZ_V:
18793 case OPC_BMZ_V:
18794 case OPC_BSEL_V:
18795 gen_msa_vec_v(env, ctx);
18796 break;
18797 case OPC_MSA_2R:
18798 gen_msa_2r(env, ctx);
18799 break;
18800 case OPC_MSA_2RF:
18801 gen_msa_2rf(env, ctx);
18802 break;
18803 default:
18804 MIPS_INVAL("MSA instruction");
18805 generate_exception_end(ctx, EXCP_RI);
18806 break;
18807 }
18808 }
18809
18810 static void gen_msa(CPUMIPSState *env, DisasContext *ctx)
18811 {
18812 uint32_t opcode = ctx->opcode;
18813 check_insn(ctx, ASE_MSA);
18814 check_msa_access(ctx);
18815
18816 switch (MASK_MSA_MINOR(opcode)) {
18817 case OPC_MSA_I8_00:
18818 case OPC_MSA_I8_01:
18819 case OPC_MSA_I8_02:
18820 gen_msa_i8(env, ctx);
18821 break;
18822 case OPC_MSA_I5_06:
18823 case OPC_MSA_I5_07:
18824 gen_msa_i5(env, ctx);
18825 break;
18826 case OPC_MSA_BIT_09:
18827 case OPC_MSA_BIT_0A:
18828 gen_msa_bit(env, ctx);
18829 break;
18830 case OPC_MSA_3R_0D:
18831 case OPC_MSA_3R_0E:
18832 case OPC_MSA_3R_0F:
18833 case OPC_MSA_3R_10:
18834 case OPC_MSA_3R_11:
18835 case OPC_MSA_3R_12:
18836 case OPC_MSA_3R_13:
18837 case OPC_MSA_3R_14:
18838 case OPC_MSA_3R_15:
18839 gen_msa_3r(env, ctx);
18840 break;
18841 case OPC_MSA_ELM:
18842 gen_msa_elm(env, ctx);
18843 break;
18844 case OPC_MSA_3RF_1A:
18845 case OPC_MSA_3RF_1B:
18846 case OPC_MSA_3RF_1C:
18847 gen_msa_3rf(env, ctx);
18848 break;
18849 case OPC_MSA_VEC:
18850 gen_msa_vec(env, ctx);
18851 break;
18852 case OPC_LD_B:
18853 case OPC_LD_H:
18854 case OPC_LD_W:
18855 case OPC_LD_D:
18856 case OPC_ST_B:
18857 case OPC_ST_H:
18858 case OPC_ST_W:
18859 case OPC_ST_D:
18860 {
18861 int32_t s10 = sextract32(ctx->opcode, 16, 10);
18862 uint8_t rs = (ctx->opcode >> 11) & 0x1f;
18863 uint8_t wd = (ctx->opcode >> 6) & 0x1f;
18864 uint8_t df = (ctx->opcode >> 0) & 0x3;
18865
18866 TCGv_i32 twd = tcg_const_i32(wd);
18867 TCGv taddr = tcg_temp_new();
18868 gen_base_offset_addr(ctx, taddr, rs, s10 << df);
18869
18870 switch (MASK_MSA_MINOR(opcode)) {
18871 case OPC_LD_B:
18872 gen_helper_msa_ld_b(cpu_env, twd, taddr);
18873 break;
18874 case OPC_LD_H:
18875 gen_helper_msa_ld_h(cpu_env, twd, taddr);
18876 break;
18877 case OPC_LD_W:
18878 gen_helper_msa_ld_w(cpu_env, twd, taddr);
18879 break;
18880 case OPC_LD_D:
18881 gen_helper_msa_ld_d(cpu_env, twd, taddr);
18882 break;
18883 case OPC_ST_B:
18884 gen_helper_msa_st_b(cpu_env, twd, taddr);
18885 break;
18886 case OPC_ST_H:
18887 gen_helper_msa_st_h(cpu_env, twd, taddr);
18888 break;
18889 case OPC_ST_W:
18890 gen_helper_msa_st_w(cpu_env, twd, taddr);
18891 break;
18892 case OPC_ST_D:
18893 gen_helper_msa_st_d(cpu_env, twd, taddr);
18894 break;
18895 }
18896
18897 tcg_temp_free_i32(twd);
18898 tcg_temp_free(taddr);
18899 }
18900 break;
18901 default:
18902 MIPS_INVAL("MSA instruction");
18903 generate_exception_end(ctx, EXCP_RI);
18904 break;
18905 }
18906
18907 }
18908
18909 static void decode_opc(CPUMIPSState *env, DisasContext *ctx)
18910 {
18911 int32_t offset;
18912 int rs, rt, rd, sa;
18913 uint32_t op, op1;
18914 int16_t imm;
18915
18916 /* make sure instructions are on a word boundary */
18917 if (ctx->pc & 0x3) {
18918 env->CP0_BadVAddr = ctx->pc;
18919 generate_exception_err(ctx, EXCP_AdEL, EXCP_INST_NOTAVAIL);
18920 return;
18921 }
18922
18923 /* Handle blikely not taken case */
18924 if ((ctx->hflags & MIPS_HFLAG_BMASK_BASE) == MIPS_HFLAG_BL) {
18925 TCGLabel *l1 = gen_new_label();
18926
18927 tcg_gen_brcondi_tl(TCG_COND_NE, bcond, 0, l1);
18928 tcg_gen_movi_i32(hflags, ctx->hflags & ~MIPS_HFLAG_BMASK);
18929 gen_goto_tb(ctx, 1, ctx->pc + 4);
18930 gen_set_label(l1);
18931 }
18932
18933 op = MASK_OP_MAJOR(ctx->opcode);
18934 rs = (ctx->opcode >> 21) & 0x1f;
18935 rt = (ctx->opcode >> 16) & 0x1f;
18936 rd = (ctx->opcode >> 11) & 0x1f;
18937 sa = (ctx->opcode >> 6) & 0x1f;
18938 imm = (int16_t)ctx->opcode;
18939 switch (op) {
18940 case OPC_SPECIAL:
18941 decode_opc_special(env, ctx);
18942 break;
18943 case OPC_SPECIAL2:
18944 decode_opc_special2_legacy(env, ctx);
18945 break;
18946 case OPC_SPECIAL3:
18947 decode_opc_special3(env, ctx);
18948 break;
18949 case OPC_REGIMM:
18950 op1 = MASK_REGIMM(ctx->opcode);
18951 switch (op1) {
18952 case OPC_BLTZL: /* REGIMM branches */
18953 case OPC_BGEZL:
18954 case OPC_BLTZALL:
18955 case OPC_BGEZALL:
18956 check_insn(ctx, ISA_MIPS2);
18957 check_insn_opc_removed(ctx, ISA_MIPS32R6);
18958 /* Fallthrough */
18959 case OPC_BLTZ:
18960 case OPC_BGEZ:
18961 gen_compute_branch(ctx, op1, 4, rs, -1, imm << 2, 4);
18962 break;
18963 case OPC_BLTZAL:
18964 case OPC_BGEZAL:
18965 if (ctx->insn_flags & ISA_MIPS32R6) {
18966 if (rs == 0) {
18967 /* OPC_NAL, OPC_BAL */
18968 gen_compute_branch(ctx, op1, 4, 0, -1, imm << 2, 4);
18969 } else {
18970 generate_exception_end(ctx, EXCP_RI);
18971 }
18972 } else {
18973 gen_compute_branch(ctx, op1, 4, rs, -1, imm << 2, 4);
18974 }
18975 break;
18976 case OPC_TGEI ... OPC_TEQI: /* REGIMM traps */
18977 case OPC_TNEI:
18978 check_insn(ctx, ISA_MIPS2);
18979 check_insn_opc_removed(ctx, ISA_MIPS32R6);
18980 gen_trap(ctx, op1, rs, -1, imm);
18981 break;
18982 case OPC_SIGRIE:
18983 check_insn(ctx, ISA_MIPS32R6);
18984 generate_exception_end(ctx, EXCP_RI);
18985 break;
18986 case OPC_SYNCI:
18987 check_insn(ctx, ISA_MIPS32R2);
18988 /* Break the TB to be able to sync copied instructions
18989 immediately */
18990 ctx->bstate = BS_STOP;
18991 break;
18992 case OPC_BPOSGE32: /* MIPS DSP branch */
18993 #if defined(TARGET_MIPS64)
18994 case OPC_BPOSGE64:
18995 #endif
18996 check_dsp(ctx);
18997 gen_compute_branch(ctx, op1, 4, -1, -2, (int32_t)imm << 2, 4);
18998 break;
18999 #if defined(TARGET_MIPS64)
19000 case OPC_DAHI:
19001 check_insn(ctx, ISA_MIPS32R6);
19002 check_mips_64(ctx);
19003 if (rs != 0) {
19004 tcg_gen_addi_tl(cpu_gpr[rs], cpu_gpr[rs], (int64_t)imm << 32);
19005 }
19006 break;
19007 case OPC_DATI:
19008 check_insn(ctx, ISA_MIPS32R6);
19009 check_mips_64(ctx);
19010 if (rs != 0) {
19011 tcg_gen_addi_tl(cpu_gpr[rs], cpu_gpr[rs], (int64_t)imm << 48);
19012 }
19013 break;
19014 #endif
19015 default: /* Invalid */
19016 MIPS_INVAL("regimm");
19017 generate_exception_end(ctx, EXCP_RI);
19018 break;
19019 }
19020 break;
19021 case OPC_CP0:
19022 check_cp0_enabled(ctx);
19023 op1 = MASK_CP0(ctx->opcode);
19024 switch (op1) {
19025 case OPC_MFC0:
19026 case OPC_MTC0:
19027 case OPC_MFTR:
19028 case OPC_MTTR:
19029 case OPC_MFHC0:
19030 case OPC_MTHC0:
19031 #if defined(TARGET_MIPS64)
19032 case OPC_DMFC0:
19033 case OPC_DMTC0:
19034 #endif
19035 #ifndef CONFIG_USER_ONLY
19036 gen_cp0(env, ctx, op1, rt, rd);
19037 #endif /* !CONFIG_USER_ONLY */
19038 break;
19039 case OPC_C0_FIRST ... OPC_C0_LAST:
19040 #ifndef CONFIG_USER_ONLY
19041 gen_cp0(env, ctx, MASK_C0(ctx->opcode), rt, rd);
19042 #endif /* !CONFIG_USER_ONLY */
19043 break;
19044 case OPC_MFMC0:
19045 #ifndef CONFIG_USER_ONLY
19046 {
19047 uint32_t op2;
19048 TCGv t0 = tcg_temp_new();
19049
19050 op2 = MASK_MFMC0(ctx->opcode);
19051 switch (op2) {
19052 case OPC_DMT:
19053 check_insn(ctx, ASE_MT);
19054 gen_helper_dmt(t0);
19055 gen_store_gpr(t0, rt);
19056 break;
19057 case OPC_EMT:
19058 check_insn(ctx, ASE_MT);
19059 gen_helper_emt(t0);
19060 gen_store_gpr(t0, rt);
19061 break;
19062 case OPC_DVPE:
19063 check_insn(ctx, ASE_MT);
19064 gen_helper_dvpe(t0, cpu_env);
19065 gen_store_gpr(t0, rt);
19066 break;
19067 case OPC_EVPE:
19068 check_insn(ctx, ASE_MT);
19069 gen_helper_evpe(t0, cpu_env);
19070 gen_store_gpr(t0, rt);
19071 break;
19072 case OPC_DI:
19073 check_insn(ctx, ISA_MIPS32R2);
19074 save_cpu_state(ctx, 1);
19075 gen_helper_di(t0, cpu_env);
19076 gen_store_gpr(t0, rt);
19077 /* Stop translation as we may have switched
19078 the execution mode. */
19079 ctx->bstate = BS_STOP;
19080 break;
19081 case OPC_EI:
19082 check_insn(ctx, ISA_MIPS32R2);
19083 save_cpu_state(ctx, 1);
19084 gen_helper_ei(t0, cpu_env);
19085 gen_store_gpr(t0, rt);
19086 /* Stop translation as we may have switched
19087 the execution mode. */
19088 ctx->bstate = BS_STOP;
19089 break;
19090 default: /* Invalid */
19091 MIPS_INVAL("mfmc0");
19092 generate_exception_end(ctx, EXCP_RI);
19093 break;
19094 }
19095 tcg_temp_free(t0);
19096 }
19097 #endif /* !CONFIG_USER_ONLY */
19098 break;
19099 case OPC_RDPGPR:
19100 check_insn(ctx, ISA_MIPS32R2);
19101 gen_load_srsgpr(rt, rd);
19102 break;
19103 case OPC_WRPGPR:
19104 check_insn(ctx, ISA_MIPS32R2);
19105 gen_store_srsgpr(rt, rd);
19106 break;
19107 default:
19108 MIPS_INVAL("cp0");
19109 generate_exception_end(ctx, EXCP_RI);
19110 break;
19111 }
19112 break;
19113 case OPC_BOVC: /* OPC_BEQZALC, OPC_BEQC, OPC_ADDI */
19114 if (ctx->insn_flags & ISA_MIPS32R6) {
19115 /* OPC_BOVC, OPC_BEQZALC, OPC_BEQC */
19116 gen_compute_compact_branch(ctx, op, rs, rt, imm << 2);
19117 } else {
19118 /* OPC_ADDI */
19119 /* Arithmetic with immediate opcode */
19120 gen_arith_imm(ctx, op, rt, rs, imm);
19121 }
19122 break;
19123 case OPC_ADDIU:
19124 gen_arith_imm(ctx, op, rt, rs, imm);
19125 break;
19126 case OPC_SLTI: /* Set on less than with immediate opcode */
19127 case OPC_SLTIU:
19128 gen_slt_imm(ctx, op, rt, rs, imm);
19129 break;
19130 case OPC_ANDI: /* Arithmetic with immediate opcode */
19131 case OPC_LUI: /* OPC_AUI */
19132 case OPC_ORI:
19133 case OPC_XORI:
19134 gen_logic_imm(ctx, op, rt, rs, imm);
19135 break;
19136 case OPC_J ... OPC_JAL: /* Jump */
19137 offset = (int32_t)(ctx->opcode & 0x3FFFFFF) << 2;
19138 gen_compute_branch(ctx, op, 4, rs, rt, offset, 4);
19139 break;
19140 /* Branch */
19141 case OPC_BLEZC: /* OPC_BGEZC, OPC_BGEC, OPC_BLEZL */
19142 if (ctx->insn_flags & ISA_MIPS32R6) {
19143 if (rt == 0) {
19144 generate_exception_end(ctx, EXCP_RI);
19145 break;
19146 }
19147 /* OPC_BLEZC, OPC_BGEZC, OPC_BGEC */
19148 gen_compute_compact_branch(ctx, op, rs, rt, imm << 2);
19149 } else {
19150 /* OPC_BLEZL */
19151 gen_compute_branch(ctx, op, 4, rs, rt, imm << 2, 4);
19152 }
19153 break;
19154 case OPC_BGTZC: /* OPC_BLTZC, OPC_BLTC, OPC_BGTZL */
19155 if (ctx->insn_flags & ISA_MIPS32R6) {
19156 if (rt == 0) {
19157 generate_exception_end(ctx, EXCP_RI);
19158 break;
19159 }
19160 /* OPC_BGTZC, OPC_BLTZC, OPC_BLTC */
19161 gen_compute_compact_branch(ctx, op, rs, rt, imm << 2);
19162 } else {
19163 /* OPC_BGTZL */
19164 gen_compute_branch(ctx, op, 4, rs, rt, imm << 2, 4);
19165 }
19166 break;
19167 case OPC_BLEZALC: /* OPC_BGEZALC, OPC_BGEUC, OPC_BLEZ */
19168 if (rt == 0) {
19169 /* OPC_BLEZ */
19170 gen_compute_branch(ctx, op, 4, rs, rt, imm << 2, 4);
19171 } else {
19172 check_insn(ctx, ISA_MIPS32R6);
19173 /* OPC_BLEZALC, OPC_BGEZALC, OPC_BGEUC */
19174 gen_compute_compact_branch(ctx, op, rs, rt, imm << 2);
19175 }
19176 break;
19177 case OPC_BGTZALC: /* OPC_BLTZALC, OPC_BLTUC, OPC_BGTZ */
19178 if (rt == 0) {
19179 /* OPC_BGTZ */
19180 gen_compute_branch(ctx, op, 4, rs, rt, imm << 2, 4);
19181 } else {
19182 check_insn(ctx, ISA_MIPS32R6);
19183 /* OPC_BGTZALC, OPC_BLTZALC, OPC_BLTUC */
19184 gen_compute_compact_branch(ctx, op, rs, rt, imm << 2);
19185 }
19186 break;
19187 case OPC_BEQL:
19188 case OPC_BNEL:
19189 check_insn(ctx, ISA_MIPS2);
19190 check_insn_opc_removed(ctx, ISA_MIPS32R6);
19191 /* Fallthrough */
19192 case OPC_BEQ:
19193 case OPC_BNE:
19194 gen_compute_branch(ctx, op, 4, rs, rt, imm << 2, 4);
19195 break;
19196 case OPC_LL: /* Load and stores */
19197 check_insn(ctx, ISA_MIPS2);
19198 /* Fallthrough */
19199 case OPC_LWL:
19200 case OPC_LWR:
19201 check_insn_opc_removed(ctx, ISA_MIPS32R6);
19202 /* Fallthrough */
19203 case OPC_LB ... OPC_LH:
19204 case OPC_LW ... OPC_LHU:
19205 gen_ld(ctx, op, rt, rs, imm);
19206 break;
19207 case OPC_SWL:
19208 case OPC_SWR:
19209 check_insn_opc_removed(ctx, ISA_MIPS32R6);
19210 /* fall through */
19211 case OPC_SB ... OPC_SH:
19212 case OPC_SW:
19213 gen_st(ctx, op, rt, rs, imm);
19214 break;
19215 case OPC_SC:
19216 check_insn(ctx, ISA_MIPS2);
19217 check_insn_opc_removed(ctx, ISA_MIPS32R6);
19218 gen_st_cond(ctx, op, rt, rs, imm);
19219 break;
19220 case OPC_CACHE:
19221 check_insn_opc_removed(ctx, ISA_MIPS32R6);
19222 check_cp0_enabled(ctx);
19223 check_insn(ctx, ISA_MIPS3 | ISA_MIPS32);
19224 /* Treat as NOP. */
19225 break;
19226 case OPC_PREF:
19227 check_insn_opc_removed(ctx, ISA_MIPS32R6);
19228 check_insn(ctx, ISA_MIPS4 | ISA_MIPS32);
19229 /* Treat as NOP. */
19230 break;
19231
19232 /* Floating point (COP1). */
19233 case OPC_LWC1:
19234 case OPC_LDC1:
19235 case OPC_SWC1:
19236 case OPC_SDC1:
19237 gen_cop1_ldst(ctx, op, rt, rs, imm);
19238 break;
19239
19240 case OPC_CP1:
19241 op1 = MASK_CP1(ctx->opcode);
19242
19243 switch (op1) {
19244 case OPC_MFHC1:
19245 case OPC_MTHC1:
19246 check_cp1_enabled(ctx);
19247 check_insn(ctx, ISA_MIPS32R2);
19248 case OPC_MFC1:
19249 case OPC_CFC1:
19250 case OPC_MTC1:
19251 case OPC_CTC1:
19252 check_cp1_enabled(ctx);
19253 gen_cp1(ctx, op1, rt, rd);
19254 break;
19255 #if defined(TARGET_MIPS64)
19256 case OPC_DMFC1:
19257 case OPC_DMTC1:
19258 check_cp1_enabled(ctx);
19259 check_insn(ctx, ISA_MIPS3);
19260 check_mips_64(ctx);
19261 gen_cp1(ctx, op1, rt, rd);
19262 break;
19263 #endif
19264 case OPC_BC1EQZ: /* OPC_BC1ANY2 */
19265 check_cp1_enabled(ctx);
19266 if (ctx->insn_flags & ISA_MIPS32R6) {
19267 /* OPC_BC1EQZ */
19268 gen_compute_branch1_r6(ctx, MASK_CP1(ctx->opcode),
19269 rt, imm << 2, 4);
19270 } else {
19271 /* OPC_BC1ANY2 */
19272 check_cop1x(ctx);
19273 check_insn(ctx, ASE_MIPS3D);
19274 gen_compute_branch1(ctx, MASK_BC1(ctx->opcode),
19275 (rt >> 2) & 0x7, imm << 2);
19276 }
19277 break;
19278 case OPC_BC1NEZ:
19279 check_cp1_enabled(ctx);
19280 check_insn(ctx, ISA_MIPS32R6);
19281 gen_compute_branch1_r6(ctx, MASK_CP1(ctx->opcode),
19282 rt, imm << 2, 4);
19283 break;
19284 case OPC_BC1ANY4:
19285 check_cp1_enabled(ctx);
19286 check_insn_opc_removed(ctx, ISA_MIPS32R6);
19287 check_cop1x(ctx);
19288 check_insn(ctx, ASE_MIPS3D);
19289 /* fall through */
19290 case OPC_BC1:
19291 check_cp1_enabled(ctx);
19292 check_insn_opc_removed(ctx, ISA_MIPS32R6);
19293 gen_compute_branch1(ctx, MASK_BC1(ctx->opcode),
19294 (rt >> 2) & 0x7, imm << 2);
19295 break;
19296 case OPC_PS_FMT:
19297 check_ps(ctx);
19298 /* fall through */
19299 case OPC_S_FMT:
19300 case OPC_D_FMT:
19301 check_cp1_enabled(ctx);
19302 gen_farith(ctx, ctx->opcode & FOP(0x3f, 0x1f), rt, rd, sa,
19303 (imm >> 8) & 0x7);
19304 break;
19305 case OPC_W_FMT:
19306 case OPC_L_FMT:
19307 {
19308 int r6_op = ctx->opcode & FOP(0x3f, 0x1f);
19309 check_cp1_enabled(ctx);
19310 if (ctx->insn_flags & ISA_MIPS32R6) {
19311 switch (r6_op) {
19312 case R6_OPC_CMP_AF_S:
19313 case R6_OPC_CMP_UN_S:
19314 case R6_OPC_CMP_EQ_S:
19315 case R6_OPC_CMP_UEQ_S:
19316 case R6_OPC_CMP_LT_S:
19317 case R6_OPC_CMP_ULT_S:
19318 case R6_OPC_CMP_LE_S:
19319 case R6_OPC_CMP_ULE_S:
19320 case R6_OPC_CMP_SAF_S:
19321 case R6_OPC_CMP_SUN_S:
19322 case R6_OPC_CMP_SEQ_S:
19323 case R6_OPC_CMP_SEUQ_S:
19324 case R6_OPC_CMP_SLT_S:
19325 case R6_OPC_CMP_SULT_S:
19326 case R6_OPC_CMP_SLE_S:
19327 case R6_OPC_CMP_SULE_S:
19328 case R6_OPC_CMP_OR_S:
19329 case R6_OPC_CMP_UNE_S:
19330 case R6_OPC_CMP_NE_S:
19331 case R6_OPC_CMP_SOR_S:
19332 case R6_OPC_CMP_SUNE_S:
19333 case R6_OPC_CMP_SNE_S:
19334 gen_r6_cmp_s(ctx, ctx->opcode & 0x1f, rt, rd, sa);
19335 break;
19336 case R6_OPC_CMP_AF_D:
19337 case R6_OPC_CMP_UN_D:
19338 case R6_OPC_CMP_EQ_D:
19339 case R6_OPC_CMP_UEQ_D:
19340 case R6_OPC_CMP_LT_D:
19341 case R6_OPC_CMP_ULT_D:
19342 case R6_OPC_CMP_LE_D:
19343 case R6_OPC_CMP_ULE_D:
19344 case R6_OPC_CMP_SAF_D:
19345 case R6_OPC_CMP_SUN_D:
19346 case R6_OPC_CMP_SEQ_D:
19347 case R6_OPC_CMP_SEUQ_D:
19348 case R6_OPC_CMP_SLT_D:
19349 case R6_OPC_CMP_SULT_D:
19350 case R6_OPC_CMP_SLE_D:
19351 case R6_OPC_CMP_SULE_D:
19352 case R6_OPC_CMP_OR_D:
19353 case R6_OPC_CMP_UNE_D:
19354 case R6_OPC_CMP_NE_D:
19355 case R6_OPC_CMP_SOR_D:
19356 case R6_OPC_CMP_SUNE_D:
19357 case R6_OPC_CMP_SNE_D:
19358 gen_r6_cmp_d(ctx, ctx->opcode & 0x1f, rt, rd, sa);
19359 break;
19360 default:
19361 gen_farith(ctx, ctx->opcode & FOP(0x3f, 0x1f),
19362 rt, rd, sa, (imm >> 8) & 0x7);
19363
19364 break;
19365 }
19366 } else {
19367 gen_farith(ctx, ctx->opcode & FOP(0x3f, 0x1f), rt, rd, sa,
19368 (imm >> 8) & 0x7);
19369 }
19370 break;
19371 }
19372 case OPC_BZ_V:
19373 case OPC_BNZ_V:
19374 case OPC_BZ_B:
19375 case OPC_BZ_H:
19376 case OPC_BZ_W:
19377 case OPC_BZ_D:
19378 case OPC_BNZ_B:
19379 case OPC_BNZ_H:
19380 case OPC_BNZ_W:
19381 case OPC_BNZ_D:
19382 check_insn(ctx, ASE_MSA);
19383 gen_msa_branch(env, ctx, op1);
19384 break;
19385 default:
19386 MIPS_INVAL("cp1");
19387 generate_exception_end(ctx, EXCP_RI);
19388 break;
19389 }
19390 break;
19391
19392 /* Compact branches [R6] and COP2 [non-R6] */
19393 case OPC_BC: /* OPC_LWC2 */
19394 case OPC_BALC: /* OPC_SWC2 */
19395 if (ctx->insn_flags & ISA_MIPS32R6) {
19396 /* OPC_BC, OPC_BALC */
19397 gen_compute_compact_branch(ctx, op, 0, 0,
19398 sextract32(ctx->opcode << 2, 0, 28));
19399 } else {
19400 /* OPC_LWC2, OPC_SWC2 */
19401 /* COP2: Not implemented. */
19402 generate_exception_err(ctx, EXCP_CpU, 2);
19403 }
19404 break;
19405 case OPC_BEQZC: /* OPC_JIC, OPC_LDC2 */
19406 case OPC_BNEZC: /* OPC_JIALC, OPC_SDC2 */
19407 if (ctx->insn_flags & ISA_MIPS32R6) {
19408 if (rs != 0) {
19409 /* OPC_BEQZC, OPC_BNEZC */
19410 gen_compute_compact_branch(ctx, op, rs, 0,
19411 sextract32(ctx->opcode << 2, 0, 23));
19412 } else {
19413 /* OPC_JIC, OPC_JIALC */
19414 gen_compute_compact_branch(ctx, op, 0, rt, imm);
19415 }
19416 } else {
19417 /* OPC_LWC2, OPC_SWC2 */
19418 /* COP2: Not implemented. */
19419 generate_exception_err(ctx, EXCP_CpU, 2);
19420 }
19421 break;
19422 case OPC_CP2:
19423 check_insn(ctx, INSN_LOONGSON2F);
19424 /* Note that these instructions use different fields. */
19425 gen_loongson_multimedia(ctx, sa, rd, rt);
19426 break;
19427
19428 case OPC_CP3:
19429 check_insn_opc_removed(ctx, ISA_MIPS32R6);
19430 if (ctx->CP0_Config1 & (1 << CP0C1_FP)) {
19431 check_cp1_enabled(ctx);
19432 op1 = MASK_CP3(ctx->opcode);
19433 switch (op1) {
19434 case OPC_LUXC1:
19435 case OPC_SUXC1:
19436 check_insn(ctx, ISA_MIPS5 | ISA_MIPS32R2);
19437 /* Fallthrough */
19438 case OPC_LWXC1:
19439 case OPC_LDXC1:
19440 case OPC_SWXC1:
19441 case OPC_SDXC1:
19442 check_insn(ctx, ISA_MIPS4 | ISA_MIPS32R2);
19443 gen_flt3_ldst(ctx, op1, sa, rd, rs, rt);
19444 break;
19445 case OPC_PREFX:
19446 check_insn(ctx, ISA_MIPS4 | ISA_MIPS32R2);
19447 /* Treat as NOP. */
19448 break;
19449 case OPC_ALNV_PS:
19450 check_insn(ctx, ISA_MIPS5 | ISA_MIPS32R2);
19451 /* Fallthrough */
19452 case OPC_MADD_S:
19453 case OPC_MADD_D:
19454 case OPC_MADD_PS:
19455 case OPC_MSUB_S:
19456 case OPC_MSUB_D:
19457 case OPC_MSUB_PS:
19458 case OPC_NMADD_S:
19459 case OPC_NMADD_D:
19460 case OPC_NMADD_PS:
19461 case OPC_NMSUB_S:
19462 case OPC_NMSUB_D:
19463 case OPC_NMSUB_PS:
19464 check_insn(ctx, ISA_MIPS4 | ISA_MIPS32R2);
19465 gen_flt3_arith(ctx, op1, sa, rs, rd, rt);
19466 break;
19467 default:
19468 MIPS_INVAL("cp3");
19469 generate_exception_end(ctx, EXCP_RI);
19470 break;
19471 }
19472 } else {
19473 generate_exception_err(ctx, EXCP_CpU, 1);
19474 }
19475 break;
19476
19477 #if defined(TARGET_MIPS64)
19478 /* MIPS64 opcodes */
19479 case OPC_LDL ... OPC_LDR:
19480 case OPC_LLD:
19481 check_insn_opc_removed(ctx, ISA_MIPS32R6);
19482 /* fall through */
19483 case OPC_LWU:
19484 case OPC_LD:
19485 check_insn(ctx, ISA_MIPS3);
19486 check_mips_64(ctx);
19487 gen_ld(ctx, op, rt, rs, imm);
19488 break;
19489 case OPC_SDL ... OPC_SDR:
19490 check_insn_opc_removed(ctx, ISA_MIPS32R6);
19491 /* fall through */
19492 case OPC_SD:
19493 check_insn(ctx, ISA_MIPS3);
19494 check_mips_64(ctx);
19495 gen_st(ctx, op, rt, rs, imm);
19496 break;
19497 case OPC_SCD:
19498 check_insn_opc_removed(ctx, ISA_MIPS32R6);
19499 check_insn(ctx, ISA_MIPS3);
19500 check_mips_64(ctx);
19501 gen_st_cond(ctx, op, rt, rs, imm);
19502 break;
19503 case OPC_BNVC: /* OPC_BNEZALC, OPC_BNEC, OPC_DADDI */
19504 if (ctx->insn_flags & ISA_MIPS32R6) {
19505 /* OPC_BNVC, OPC_BNEZALC, OPC_BNEC */
19506 gen_compute_compact_branch(ctx, op, rs, rt, imm << 2);
19507 } else {
19508 /* OPC_DADDI */
19509 check_insn(ctx, ISA_MIPS3);
19510 check_mips_64(ctx);
19511 gen_arith_imm(ctx, op, rt, rs, imm);
19512 }
19513 break;
19514 case OPC_DADDIU:
19515 check_insn(ctx, ISA_MIPS3);
19516 check_mips_64(ctx);
19517 gen_arith_imm(ctx, op, rt, rs, imm);
19518 break;
19519 #else
19520 case OPC_BNVC: /* OPC_BNEZALC, OPC_BNEC */
19521 if (ctx->insn_flags & ISA_MIPS32R6) {
19522 gen_compute_compact_branch(ctx, op, rs, rt, imm << 2);
19523 } else {
19524 MIPS_INVAL("major opcode");
19525 generate_exception_end(ctx, EXCP_RI);
19526 }
19527 break;
19528 #endif
19529 case OPC_DAUI: /* OPC_JALX */
19530 if (ctx->insn_flags & ISA_MIPS32R6) {
19531 #if defined(TARGET_MIPS64)
19532 /* OPC_DAUI */
19533 check_mips_64(ctx);
19534 if (rs == 0) {
19535 generate_exception(ctx, EXCP_RI);
19536 } else if (rt != 0) {
19537 TCGv t0 = tcg_temp_new();
19538 gen_load_gpr(t0, rs);
19539 tcg_gen_addi_tl(cpu_gpr[rt], t0, imm << 16);
19540 tcg_temp_free(t0);
19541 }
19542 #else
19543 generate_exception_end(ctx, EXCP_RI);
19544 MIPS_INVAL("major opcode");
19545 #endif
19546 } else {
19547 /* OPC_JALX */
19548 check_insn(ctx, ASE_MIPS16 | ASE_MICROMIPS);
19549 offset = (int32_t)(ctx->opcode & 0x3FFFFFF) << 2;
19550 gen_compute_branch(ctx, op, 4, rs, rt, offset, 4);
19551 }
19552 break;
19553 case OPC_MSA: /* OPC_MDMX */
19554 /* MDMX: Not implemented. */
19555 gen_msa(env, ctx);
19556 break;
19557 case OPC_PCREL:
19558 check_insn(ctx, ISA_MIPS32R6);
19559 gen_pcrel(ctx, ctx->opcode, ctx->pc, rs);
19560 break;
19561 default: /* Invalid */
19562 MIPS_INVAL("major opcode");
19563 generate_exception_end(ctx, EXCP_RI);
19564 break;
19565 }
19566 }
19567
19568 void gen_intermediate_code(CPUMIPSState *env, struct TranslationBlock *tb)
19569 {
19570 MIPSCPU *cpu = mips_env_get_cpu(env);
19571 CPUState *cs = CPU(cpu);
19572 DisasContext ctx;
19573 target_ulong pc_start;
19574 target_ulong next_page_start;
19575 int num_insns;
19576 int max_insns;
19577 int insn_bytes;
19578 int is_slot;
19579
19580 pc_start = tb->pc;
19581 next_page_start = (pc_start & TARGET_PAGE_MASK) + TARGET_PAGE_SIZE;
19582 ctx.pc = pc_start;
19583 ctx.saved_pc = -1;
19584 ctx.singlestep_enabled = cs->singlestep_enabled;
19585 ctx.insn_flags = env->insn_flags;
19586 ctx.CP0_Config1 = env->CP0_Config1;
19587 ctx.tb = tb;
19588 ctx.bstate = BS_NONE;
19589 ctx.btarget = 0;
19590 ctx.kscrexist = (env->CP0_Config4 >> CP0C4_KScrExist) & 0xff;
19591 ctx.rxi = (env->CP0_Config3 >> CP0C3_RXI) & 1;
19592 ctx.ie = (env->CP0_Config4 >> CP0C4_IE) & 3;
19593 ctx.bi = (env->CP0_Config3 >> CP0C3_BI) & 1;
19594 ctx.bp = (env->CP0_Config3 >> CP0C3_BP) & 1;
19595 ctx.PAMask = env->PAMask;
19596 ctx.mvh = (env->CP0_Config5 >> CP0C5_MVH) & 1;
19597 ctx.CP0_LLAddr_shift = env->CP0_LLAddr_shift;
19598 /* Restore delay slot state from the tb context. */
19599 ctx.hflags = (uint32_t)tb->flags; /* FIXME: maybe use 64 bits here? */
19600 ctx.ulri = (env->CP0_Config3 >> CP0C3_ULRI) & 1;
19601 ctx.ps = ((env->active_fpu.fcr0 >> FCR0_PS) & 1) ||
19602 (env->insn_flags & (INSN_LOONGSON2E | INSN_LOONGSON2F));
19603 restore_cpu_state(env, &ctx);
19604 #ifdef CONFIG_USER_ONLY
19605 ctx.mem_idx = MIPS_HFLAG_UM;
19606 #else
19607 ctx.mem_idx = ctx.hflags & MIPS_HFLAG_KSU;
19608 #endif
19609 ctx.default_tcg_memop_mask = (ctx.insn_flags & ISA_MIPS32R6) ?
19610 MO_UNALN : MO_ALIGN;
19611 num_insns = 0;
19612 max_insns = tb->cflags & CF_COUNT_MASK;
19613 if (max_insns == 0) {
19614 max_insns = CF_COUNT_MASK;
19615 }
19616 if (max_insns > TCG_MAX_INSNS) {
19617 max_insns = TCG_MAX_INSNS;
19618 }
19619
19620 LOG_DISAS("\ntb %p idx %d hflags %04x\n", tb, ctx.mem_idx, ctx.hflags);
19621 gen_tb_start(tb);
19622 while (ctx.bstate == BS_NONE) {
19623 tcg_gen_insn_start(ctx.pc, ctx.hflags & MIPS_HFLAG_BMASK, ctx.btarget);
19624 num_insns++;
19625
19626 if (unlikely(cpu_breakpoint_test(cs, ctx.pc, BP_ANY))) {
19627 save_cpu_state(&ctx, 1);
19628 ctx.bstate = BS_BRANCH;
19629 gen_helper_raise_exception_debug(cpu_env);
19630 /* The address covered by the breakpoint must be included in
19631 [tb->pc, tb->pc + tb->size) in order to for it to be
19632 properly cleared -- thus we increment the PC here so that
19633 the logic setting tb->size below does the right thing. */
19634 ctx.pc += 4;
19635 goto done_generating;
19636 }
19637
19638 if (num_insns == max_insns && (tb->cflags & CF_LAST_IO)) {
19639 gen_io_start();
19640 }
19641
19642 is_slot = ctx.hflags & MIPS_HFLAG_BMASK;
19643 if (!(ctx.hflags & MIPS_HFLAG_M16)) {
19644 ctx.opcode = cpu_ldl_code(env, ctx.pc);
19645 insn_bytes = 4;
19646 decode_opc(env, &ctx);
19647 } else if (ctx.insn_flags & ASE_MICROMIPS) {
19648 ctx.opcode = cpu_lduw_code(env, ctx.pc);
19649 insn_bytes = decode_micromips_opc(env, &ctx);
19650 } else if (ctx.insn_flags & ASE_MIPS16) {
19651 ctx.opcode = cpu_lduw_code(env, ctx.pc);
19652 insn_bytes = decode_mips16_opc(env, &ctx);
19653 } else {
19654 generate_exception_end(&ctx, EXCP_RI);
19655 break;
19656 }
19657
19658 if (ctx.hflags & MIPS_HFLAG_BMASK) {
19659 if (!(ctx.hflags & (MIPS_HFLAG_BDS16 | MIPS_HFLAG_BDS32 |
19660 MIPS_HFLAG_FBNSLOT))) {
19661 /* force to generate branch as there is neither delay nor
19662 forbidden slot */
19663 is_slot = 1;
19664 }
19665 if ((ctx.hflags & MIPS_HFLAG_M16) &&
19666 (ctx.hflags & MIPS_HFLAG_FBNSLOT)) {
19667 /* Force to generate branch as microMIPS R6 doesn't restrict
19668 branches in the forbidden slot. */
19669 is_slot = 1;
19670 }
19671 }
19672 if (is_slot) {
19673 gen_branch(&ctx, insn_bytes);
19674 }
19675 ctx.pc += insn_bytes;
19676
19677 /* Execute a branch and its delay slot as a single instruction.
19678 This is what GDB expects and is consistent with what the
19679 hardware does (e.g. if a delay slot instruction faults, the
19680 reported PC is the PC of the branch). */
19681 if (cs->singlestep_enabled && (ctx.hflags & MIPS_HFLAG_BMASK) == 0) {
19682 break;
19683 }
19684
19685 if (ctx.pc >= next_page_start) {
19686 break;
19687 }
19688
19689 if (tcg_op_buf_full()) {
19690 break;
19691 }
19692
19693 if (num_insns >= max_insns)
19694 break;
19695
19696 if (singlestep)
19697 break;
19698 }
19699 if (tb->cflags & CF_LAST_IO) {
19700 gen_io_end();
19701 }
19702 if (cs->singlestep_enabled && ctx.bstate != BS_BRANCH) {
19703 save_cpu_state(&ctx, ctx.bstate != BS_EXCP);
19704 gen_helper_raise_exception_debug(cpu_env);
19705 } else {
19706 switch (ctx.bstate) {
19707 case BS_STOP:
19708 gen_goto_tb(&ctx, 0, ctx.pc);
19709 break;
19710 case BS_NONE:
19711 save_cpu_state(&ctx, 0);
19712 gen_goto_tb(&ctx, 0, ctx.pc);
19713 break;
19714 case BS_EXCP:
19715 tcg_gen_exit_tb(0);
19716 break;
19717 case BS_BRANCH:
19718 default:
19719 break;
19720 }
19721 }
19722 done_generating:
19723 gen_tb_end(tb, num_insns);
19724
19725 tb->size = ctx.pc - pc_start;
19726 tb->icount = num_insns;
19727
19728 #ifdef DEBUG_DISAS
19729 LOG_DISAS("\n");
19730 if (qemu_loglevel_mask(CPU_LOG_TB_IN_ASM)) {
19731 qemu_log("IN: %s\n", lookup_symbol(pc_start));
19732 log_target_disas(cs, pc_start, ctx.pc - pc_start, 0);
19733 qemu_log("\n");
19734 }
19735 #endif
19736 }
19737
19738 static void fpu_dump_state(CPUMIPSState *env, FILE *f, fprintf_function fpu_fprintf,
19739 int flags)
19740 {
19741 int i;
19742 int is_fpu64 = !!(env->hflags & MIPS_HFLAG_F64);
19743
19744 #define printfpr(fp) \
19745 do { \
19746 if (is_fpu64) \
19747 fpu_fprintf(f, "w:%08x d:%016" PRIx64 \
19748 " fd:%13g fs:%13g psu: %13g\n", \
19749 (fp)->w[FP_ENDIAN_IDX], (fp)->d, \
19750 (double)(fp)->fd, \
19751 (double)(fp)->fs[FP_ENDIAN_IDX], \
19752 (double)(fp)->fs[!FP_ENDIAN_IDX]); \
19753 else { \
19754 fpr_t tmp; \
19755 tmp.w[FP_ENDIAN_IDX] = (fp)->w[FP_ENDIAN_IDX]; \
19756 tmp.w[!FP_ENDIAN_IDX] = ((fp) + 1)->w[FP_ENDIAN_IDX]; \
19757 fpu_fprintf(f, "w:%08x d:%016" PRIx64 \
19758 " fd:%13g fs:%13g psu:%13g\n", \
19759 tmp.w[FP_ENDIAN_IDX], tmp.d, \
19760 (double)tmp.fd, \
19761 (double)tmp.fs[FP_ENDIAN_IDX], \
19762 (double)tmp.fs[!FP_ENDIAN_IDX]); \
19763 } \
19764 } while(0)
19765
19766
19767 fpu_fprintf(f, "CP1 FCR0 0x%08x FCR31 0x%08x SR.FR %d fp_status 0x%02x\n",
19768 env->active_fpu.fcr0, env->active_fpu.fcr31, is_fpu64,
19769 get_float_exception_flags(&env->active_fpu.fp_status));
19770 for (i = 0; i < 32; (is_fpu64) ? i++ : (i += 2)) {
19771 fpu_fprintf(f, "%3s: ", fregnames[i]);
19772 printfpr(&env->active_fpu.fpr[i]);
19773 }
19774
19775 #undef printfpr
19776 }
19777
19778 void mips_cpu_dump_state(CPUState *cs, FILE *f, fprintf_function cpu_fprintf,
19779 int flags)
19780 {
19781 MIPSCPU *cpu = MIPS_CPU(cs);
19782 CPUMIPSState *env = &cpu->env;
19783 int i;
19784
19785 cpu_fprintf(f, "pc=0x" TARGET_FMT_lx " HI=0x" TARGET_FMT_lx
19786 " LO=0x" TARGET_FMT_lx " ds %04x "
19787 TARGET_FMT_lx " " TARGET_FMT_ld "\n",
19788 env->active_tc.PC, env->active_tc.HI[0], env->active_tc.LO[0],
19789 env->hflags, env->btarget, env->bcond);
19790 for (i = 0; i < 32; i++) {
19791 if ((i & 3) == 0)
19792 cpu_fprintf(f, "GPR%02d:", i);
19793 cpu_fprintf(f, " %s " TARGET_FMT_lx, regnames[i], env->active_tc.gpr[i]);
19794 if ((i & 3) == 3)
19795 cpu_fprintf(f, "\n");
19796 }
19797
19798 cpu_fprintf(f, "CP0 Status 0x%08x Cause 0x%08x EPC 0x" TARGET_FMT_lx "\n",
19799 env->CP0_Status, env->CP0_Cause, env->CP0_EPC);
19800 cpu_fprintf(f, " Config0 0x%08x Config1 0x%08x LLAddr 0x%016"
19801 PRIx64 "\n",
19802 env->CP0_Config0, env->CP0_Config1, env->lladdr);
19803 cpu_fprintf(f, " Config2 0x%08x Config3 0x%08x\n",
19804 env->CP0_Config2, env->CP0_Config3);
19805 cpu_fprintf(f, " Config4 0x%08x Config5 0x%08x\n",
19806 env->CP0_Config4, env->CP0_Config5);
19807 if (env->hflags & MIPS_HFLAG_FPU)
19808 fpu_dump_state(env, f, cpu_fprintf, flags);
19809 }
19810
19811 void mips_tcg_init(void)
19812 {
19813 int i;
19814 static int inited;
19815
19816 /* Initialize various static tables. */
19817 if (inited)
19818 return;
19819
19820 cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
19821 TCGV_UNUSED(cpu_gpr[0]);
19822 for (i = 1; i < 32; i++)
19823 cpu_gpr[i] = tcg_global_mem_new(TCG_AREG0,
19824 offsetof(CPUMIPSState, active_tc.gpr[i]),
19825 regnames[i]);
19826
19827 for (i = 0; i < 32; i++) {
19828 int off = offsetof(CPUMIPSState, active_fpu.fpr[i].wr.d[0]);
19829 msa_wr_d[i * 2] =
19830 tcg_global_mem_new_i64(TCG_AREG0, off, msaregnames[i * 2]);
19831 /* The scalar floating-point unit (FPU) registers are mapped on
19832 * the MSA vector registers. */
19833 fpu_f64[i] = msa_wr_d[i * 2];
19834 off = offsetof(CPUMIPSState, active_fpu.fpr[i].wr.d[1]);
19835 msa_wr_d[i * 2 + 1] =
19836 tcg_global_mem_new_i64(TCG_AREG0, off, msaregnames[i * 2 + 1]);
19837 }
19838
19839 cpu_PC = tcg_global_mem_new(TCG_AREG0,
19840 offsetof(CPUMIPSState, active_tc.PC), "PC");
19841 for (i = 0; i < MIPS_DSP_ACC; i++) {
19842 cpu_HI[i] = tcg_global_mem_new(TCG_AREG0,
19843 offsetof(CPUMIPSState, active_tc.HI[i]),
19844 regnames_HI[i]);
19845 cpu_LO[i] = tcg_global_mem_new(TCG_AREG0,
19846 offsetof(CPUMIPSState, active_tc.LO[i]),
19847 regnames_LO[i]);
19848 }
19849 cpu_dspctrl = tcg_global_mem_new(TCG_AREG0,
19850 offsetof(CPUMIPSState, active_tc.DSPControl),
19851 "DSPControl");
19852 bcond = tcg_global_mem_new(TCG_AREG0,
19853 offsetof(CPUMIPSState, bcond), "bcond");
19854 btarget = tcg_global_mem_new(TCG_AREG0,
19855 offsetof(CPUMIPSState, btarget), "btarget");
19856 hflags = tcg_global_mem_new_i32(TCG_AREG0,
19857 offsetof(CPUMIPSState, hflags), "hflags");
19858
19859 fpu_fcr0 = tcg_global_mem_new_i32(TCG_AREG0,
19860 offsetof(CPUMIPSState, active_fpu.fcr0),
19861 "fcr0");
19862 fpu_fcr31 = tcg_global_mem_new_i32(TCG_AREG0,
19863 offsetof(CPUMIPSState, active_fpu.fcr31),
19864 "fcr31");
19865
19866 inited = 1;
19867 }
19868
19869 #include "translate_init.c"
19870
19871 MIPSCPU *cpu_mips_init(const char *cpu_model)
19872 {
19873 MIPSCPU *cpu;
19874 CPUMIPSState *env;
19875 const mips_def_t *def;
19876
19877 def = cpu_mips_find_by_name(cpu_model);
19878 if (!def)
19879 return NULL;
19880 cpu = MIPS_CPU(object_new(TYPE_MIPS_CPU));
19881 env = &cpu->env;
19882 env->cpu_model = def;
19883
19884 #ifndef CONFIG_USER_ONLY
19885 mmu_init(env, def);
19886 #endif
19887 fpu_init(env, def);
19888 mvp_init(env, def);
19889
19890 object_property_set_bool(OBJECT(cpu), true, "realized", NULL);
19891
19892 return cpu;
19893 }
19894
19895 void cpu_state_reset(CPUMIPSState *env)
19896 {
19897 MIPSCPU *cpu = mips_env_get_cpu(env);
19898 CPUState *cs = CPU(cpu);
19899
19900 /* Reset registers to their default values */
19901 env->CP0_PRid = env->cpu_model->CP0_PRid;
19902 env->CP0_Config0 = env->cpu_model->CP0_Config0;
19903 #ifdef TARGET_WORDS_BIGENDIAN
19904 env->CP0_Config0 |= (1 << CP0C0_BE);
19905 #endif
19906 env->CP0_Config1 = env->cpu_model->CP0_Config1;
19907 env->CP0_Config2 = env->cpu_model->CP0_Config2;
19908 env->CP0_Config3 = env->cpu_model->CP0_Config3;
19909 env->CP0_Config4 = env->cpu_model->CP0_Config4;
19910 env->CP0_Config4_rw_bitmask = env->cpu_model->CP0_Config4_rw_bitmask;
19911 env->CP0_Config5 = env->cpu_model->CP0_Config5;
19912 env->CP0_Config5_rw_bitmask = env->cpu_model->CP0_Config5_rw_bitmask;
19913 env->CP0_Config6 = env->cpu_model->CP0_Config6;
19914 env->CP0_Config7 = env->cpu_model->CP0_Config7;
19915 env->CP0_LLAddr_rw_bitmask = env->cpu_model->CP0_LLAddr_rw_bitmask
19916 << env->cpu_model->CP0_LLAddr_shift;
19917 env->CP0_LLAddr_shift = env->cpu_model->CP0_LLAddr_shift;
19918 env->SYNCI_Step = env->cpu_model->SYNCI_Step;
19919 env->CCRes = env->cpu_model->CCRes;
19920 env->CP0_Status_rw_bitmask = env->cpu_model->CP0_Status_rw_bitmask;
19921 env->CP0_TCStatus_rw_bitmask = env->cpu_model->CP0_TCStatus_rw_bitmask;
19922 env->CP0_SRSCtl = env->cpu_model->CP0_SRSCtl;
19923 env->current_tc = 0;
19924 env->SEGBITS = env->cpu_model->SEGBITS;
19925 env->SEGMask = (target_ulong)((1ULL << env->cpu_model->SEGBITS) - 1);
19926 #if defined(TARGET_MIPS64)
19927 if (env->cpu_model->insn_flags & ISA_MIPS3) {
19928 env->SEGMask |= 3ULL << 62;
19929 }
19930 #endif
19931 env->PABITS = env->cpu_model->PABITS;
19932 env->CP0_SRSConf0_rw_bitmask = env->cpu_model->CP0_SRSConf0_rw_bitmask;
19933 env->CP0_SRSConf0 = env->cpu_model->CP0_SRSConf0;
19934 env->CP0_SRSConf1_rw_bitmask = env->cpu_model->CP0_SRSConf1_rw_bitmask;
19935 env->CP0_SRSConf1 = env->cpu_model->CP0_SRSConf1;
19936 env->CP0_SRSConf2_rw_bitmask = env->cpu_model->CP0_SRSConf2_rw_bitmask;
19937 env->CP0_SRSConf2 = env->cpu_model->CP0_SRSConf2;
19938 env->CP0_SRSConf3_rw_bitmask = env->cpu_model->CP0_SRSConf3_rw_bitmask;
19939 env->CP0_SRSConf3 = env->cpu_model->CP0_SRSConf3;
19940 env->CP0_SRSConf4_rw_bitmask = env->cpu_model->CP0_SRSConf4_rw_bitmask;
19941 env->CP0_SRSConf4 = env->cpu_model->CP0_SRSConf4;
19942 env->CP0_PageGrain_rw_bitmask = env->cpu_model->CP0_PageGrain_rw_bitmask;
19943 env->CP0_PageGrain = env->cpu_model->CP0_PageGrain;
19944 env->active_fpu.fcr0 = env->cpu_model->CP1_fcr0;
19945 env->msair = env->cpu_model->MSAIR;
19946 env->insn_flags = env->cpu_model->insn_flags;
19947
19948 #if defined(CONFIG_USER_ONLY)
19949 env->CP0_Status = (MIPS_HFLAG_UM << CP0St_KSU);
19950 # ifdef TARGET_MIPS64
19951 /* Enable 64-bit register mode. */
19952 env->CP0_Status |= (1 << CP0St_PX);
19953 # endif
19954 # ifdef TARGET_ABI_MIPSN64
19955 /* Enable 64-bit address mode. */
19956 env->CP0_Status |= (1 << CP0St_UX);
19957 # endif
19958 /* Enable access to the CPUNum, SYNCI_Step, CC, and CCRes RDHWR
19959 hardware registers. */
19960 env->CP0_HWREna |= 0x0000000F;
19961 if (env->CP0_Config1 & (1 << CP0C1_FP)) {
19962 env->CP0_Status |= (1 << CP0St_CU1);
19963 }
19964 if (env->CP0_Config3 & (1 << CP0C3_DSPP)) {
19965 env->CP0_Status |= (1 << CP0St_MX);
19966 }
19967 # if defined(TARGET_MIPS64)
19968 /* For MIPS64, init FR bit to 1 if FPU unit is there and bit is writable. */
19969 if ((env->CP0_Config1 & (1 << CP0C1_FP)) &&
19970 (env->CP0_Status_rw_bitmask & (1 << CP0St_FR))) {
19971 env->CP0_Status |= (1 << CP0St_FR);
19972 }
19973 # endif
19974 #else
19975 if (env->hflags & MIPS_HFLAG_BMASK) {
19976 /* If the exception was raised from a delay slot,
19977 come back to the jump. */
19978 env->CP0_ErrorEPC = (env->active_tc.PC
19979 - (env->hflags & MIPS_HFLAG_B16 ? 2 : 4));
19980 } else {
19981 env->CP0_ErrorEPC = env->active_tc.PC;
19982 }
19983 env->active_tc.PC = (int32_t)0xBFC00000;
19984 env->CP0_Random = env->tlb->nb_tlb - 1;
19985 env->tlb->tlb_in_use = env->tlb->nb_tlb;
19986 env->CP0_Wired = 0;
19987 env->CP0_EBase = (cs->cpu_index & 0x3FF);
19988 if (kvm_enabled()) {
19989 env->CP0_EBase |= 0x40000000;
19990 } else {
19991 env->CP0_EBase |= 0x80000000;
19992 }
19993 env->CP0_Status = (1 << CP0St_BEV) | (1 << CP0St_ERL);
19994 /* vectored interrupts not implemented, timer on int 7,
19995 no performance counters. */
19996 env->CP0_IntCtl = 0xe0000000;
19997 {
19998 int i;
19999
20000 for (i = 0; i < 7; i++) {
20001 env->CP0_WatchLo[i] = 0;
20002 env->CP0_WatchHi[i] = 0x80000000;
20003 }
20004 env->CP0_WatchLo[7] = 0;
20005 env->CP0_WatchHi[7] = 0;
20006 }
20007 /* Count register increments in debug mode, EJTAG version 1 */
20008 env->CP0_Debug = (1 << CP0DB_CNT) | (0x1 << CP0DB_VER);
20009
20010 cpu_mips_store_count(env, 1);
20011
20012 if (env->CP0_Config3 & (1 << CP0C3_MT)) {
20013 int i;
20014
20015 /* Only TC0 on VPE 0 starts as active. */
20016 for (i = 0; i < ARRAY_SIZE(env->tcs); i++) {
20017 env->tcs[i].CP0_TCBind = cs->cpu_index << CP0TCBd_CurVPE;
20018 env->tcs[i].CP0_TCHalt = 1;
20019 }
20020 env->active_tc.CP0_TCHalt = 1;
20021 cs->halted = 1;
20022
20023 if (cs->cpu_index == 0) {
20024 /* VPE0 starts up enabled. */
20025 env->mvp->CP0_MVPControl |= (1 << CP0MVPCo_EVP);
20026 env->CP0_VPEConf0 |= (1 << CP0VPEC0_MVP) | (1 << CP0VPEC0_VPA);
20027
20028 /* TC0 starts up unhalted. */
20029 cs->halted = 0;
20030 env->active_tc.CP0_TCHalt = 0;
20031 env->tcs[0].CP0_TCHalt = 0;
20032 /* With thread 0 active. */
20033 env->active_tc.CP0_TCStatus = (1 << CP0TCSt_A);
20034 env->tcs[0].CP0_TCStatus = (1 << CP0TCSt_A);
20035 }
20036 }
20037 #endif
20038 if ((env->insn_flags & ISA_MIPS32R6) &&
20039 (env->active_fpu.fcr0 & (1 << FCR0_F64))) {
20040 /* Status.FR = 0 mode in 64-bit FPU not allowed in R6 */
20041 env->CP0_Status |= (1 << CP0St_FR);
20042 }
20043
20044 /* MSA */
20045 if (env->CP0_Config3 & (1 << CP0C3_MSAP)) {
20046 msa_reset(env);
20047 }
20048
20049 compute_hflags(env);
20050 restore_rounding_mode(env);
20051 restore_flush_mode(env);
20052 restore_pamask(env);
20053 cs->exception_index = EXCP_NONE;
20054
20055 if (semihosting_get_argc()) {
20056 /* UHI interface can be used to obtain argc and argv */
20057 env->active_tc.gpr[4] = -1;
20058 }
20059 }
20060
20061 void restore_state_to_opc(CPUMIPSState *env, TranslationBlock *tb,
20062 target_ulong *data)
20063 {
20064 env->active_tc.PC = data[0];
20065 env->hflags &= ~MIPS_HFLAG_BMASK;
20066 env->hflags |= data[1];
20067 switch (env->hflags & MIPS_HFLAG_BMASK_BASE) {
20068 case MIPS_HFLAG_BR:
20069 break;
20070 case MIPS_HFLAG_BC:
20071 case MIPS_HFLAG_BL:
20072 case MIPS_HFLAG_B:
20073 env->btarget = data[2];
20074 break;
20075 }
20076 }
AR7 emulation for QEMU