1 /***************************************************************************
2 * Copyright (C) 2013 by Andes Technology *
3 * Hsiangkai Wang <hkwang@andestech.com> *
5 * This program is free software; you can redistribute it and/or modify *
6 * it under the terms of the GNU General Public License as published by *
7 * the Free Software Foundation; either version 2 of the License, or *
8 * (at your option) any later version. *
10 * This program is distributed in the hope that it will be useful, *
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
13 * GNU General Public License for more details. *
15 * You should have received a copy of the GNU General Public License *
16 * along with this program. If not, see <http://www.gnu.org/licenses/>. *
17 ***************************************************************************/
21 #include <target/nds32_edm.h>
23 #define AICE_MAX_NUM_CORE (0x10)
25 #define ERROR_AICE_DISCONNECT (-200)
26 #define ERROR_AICE_TIMEOUT (-201)
28 enum aice_target_state_s
{
35 AICE_TARGET_DEBUG_RUNNING
,
38 enum aice_srst_type_s
{
40 AICE_RESET_HOLD
= 0x8,
43 enum aice_target_endian
{
44 AICE_LITTLE_ENDIAN
= 0,
75 AICE_SET_COMMAND_MODE
,
77 AICE_SET_CUSTOM_SRST_SCRIPT
,
78 AICE_SET_CUSTOM_TRST_SCRIPT
,
79 AICE_SET_CUSTOM_RESTART_SCRIPT
,
80 AICE_SET_COUNT_TO_CHECK_DBGER
,
90 enum aice_cache_ctl_type
{
91 AICE_CACHE_CTL_L1D_INVALALL
= 0,
92 AICE_CACHE_CTL_L1D_VA_INVAL
,
93 AICE_CACHE_CTL_L1D_WBALL
,
94 AICE_CACHE_CTL_L1D_VA_WB
,
95 AICE_CACHE_CTL_L1I_INVALALL
,
96 AICE_CACHE_CTL_L1I_VA_INVAL
,
99 enum aice_command_mode
{
100 AICE_COMMAND_MODE_NORMAL
,
101 AICE_COMMAND_MODE_PACK
,
102 AICE_COMMAND_MODE_BATCH
,
105 struct aice_port_param_s
{
107 const char *device_desc
;
122 const struct aice_port
*port
;
126 extern struct aice_port_api_s aice_usb_layout_api
;
129 struct aice_port_api_s
{
131 int (*open
)(struct aice_port_param_s
*param
);
137 int (*idcode
)(uint32_t *idcode
, uint8_t *num_of_idcode
);
139 int (*set_jtag_clock
)(uint32_t a_clock
);
141 int (*assert_srst
)(uint32_t coreid
, enum aice_srst_type_s srst
);
143 int (*run
)(uint32_t coreid
);
145 int (*halt
)(uint32_t coreid
);
147 int (*step
)(uint32_t coreid
);
149 int (*read_reg
)(uint32_t coreid
, uint32_t num
, uint32_t *val
);
151 int (*write_reg
)(uint32_t coreid
, uint32_t num
, uint32_t val
);
153 int (*read_reg_64
)(uint32_t coreid
, uint32_t num
, uint64_t *val
);
155 int (*write_reg_64
)(uint32_t coreid
, uint32_t num
, uint64_t val
);
157 int (*read_mem_unit
)(uint32_t coreid
, uint32_t addr
, uint32_t size
,
158 uint32_t count
, uint8_t *buffer
);
160 int (*write_mem_unit
)(uint32_t coreid
, uint32_t addr
, uint32_t size
,
161 uint32_t count
, const uint8_t *buffer
);
163 int (*read_mem_bulk
)(uint32_t coreid
, uint32_t addr
, uint32_t length
,
166 int (*write_mem_bulk
)(uint32_t coreid
, uint32_t addr
, uint32_t length
,
167 const uint8_t *buffer
);
169 int (*read_debug_reg
)(uint32_t coreid
, uint32_t addr
, uint32_t *val
);
171 int (*write_debug_reg
)(uint32_t coreid
, uint32_t addr
, const uint32_t val
);
174 int (*state
)(uint32_t coreid
, enum aice_target_state_s
*state
);
177 int (*memory_access
)(uint32_t coreid
, enum nds_memory_access a_access
);
179 int (*memory_mode
)(uint32_t coreid
, enum nds_memory_select mem_select
);
182 int (*read_tlb
)(uint32_t coreid
, uint32_t virtual_address
, uint32_t *physical_address
);
185 int (*cache_ctl
)(uint32_t coreid
, uint32_t subtype
, uint32_t address
);
188 int (*set_retry_times
)(uint32_t a_retry_times
);
191 int (*program_edm
)(uint32_t coreid
, char *command_sequence
);
194 int (*set_command_mode
)(enum aice_command_mode command_mode
);
197 int (*execute
)(uint32_t coreid
, uint32_t *instructions
, uint32_t instruction_num
);
200 int (*set_custom_srst_script
)(const char *script
);
203 int (*set_custom_trst_script
)(const char *script
);
206 int (*set_custom_restart_script
)(const char *script
);
209 int (*set_count_to_check_dbger
)(uint32_t count_to_check
);
212 int (*set_data_endian
)(uint32_t coreid
, enum aice_target_endian target_data_endian
);
215 int (*profiling
)(uint32_t coreid
, uint32_t interval
, uint32_t iteration
,
216 uint32_t reg_no
, uint32_t *samples
, uint32_t *num_samples
);
219 #define AICE_PORT_UNKNOWN 0
220 #define AICE_PORT_AICE_USB 1
221 #define AICE_PORT_AICE_PIPE 2
230 struct aice_port_api_s
*const api
;
234 const struct aice_port
*aice_port_get_list(void);