1 # SPDX-License-Identifier: GPL-2.0-or-later
4 # Geehy APM32F4x target
6 # https://global.geehy.com/MCU
10 # APM32F4x devices support JTAG and SWD transport.
12 source [find target/swj-dp.tcl]
14 if { [info exists CHIPNAME] } {
15 set _CHIPNAME $CHIPNAME
17 set _CHIPNAME apm32f4x
20 # Work-area is a space in RAM used for flash programming, by default use 4 KiB.
21 if { [info exists WORKAREASIZE] } {
22 set _WORKAREASIZE $WORKAREASIZE
24 set _WORKAREASIZE 0x1000
27 if { [info exists CPUTAPID] } {
28 set _CPUTAPID $CPUTAPID
31 set _CPUTAPID 0x4ba00477
33 set _CPUTAPID 0x2ba01477
37 swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
38 dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
41 jtag newtap $_CHIPNAME bs -irlen 5
44 set _TARGETNAME $_CHIPNAME.cpu
45 target create $_TARGETNAME cortex_m -endian little -dap $_CHIPNAME.dap
47 $_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
49 set _FLASHNAME $_CHIPNAME.flash
50 flash bank $_FLASHNAME stm32f2x 0 0 0 0 $_TARGETNAME
55 # if srst is not fitted use SYSRESETREQ to perform a soft reset.
56 cortex_m reset_config sysresetreq