?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
Merge branch 'upstream' of git://ftp.linux-mips.org/pub/scm/upstream-linus
[linux-2.6/mini2440.git] / sound / pci / intel8x0.c
blob171ada535209a2974c8151597b0e1ceb4489736c
1 /*
2 * ALSA driver for Intel ICH (i8x0) chipsets
3 *
4 * Copyright (c) 2000 Jaroslav Kysela <perex@perex.cz>
5 *
6 *
7 * This code also contains alpha support for SiS 735 chipsets provided
8 * by Mike Pieper <mptei@users.sourceforge.net>. We have no datasheet
9 * for SiS735, so the code is not fully functional.
10 *
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2 of the License, or
15 * (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
25
26 *
27 */
28
29 #include <asm/io.h>
30 #include <linux/delay.h>
31 #include <linux/interrupt.h>
32 #include <linux/init.h>
33 #include <linux/pci.h>
34 #include <linux/slab.h>
35 #include <linux/moduleparam.h>
36 #include <sound/core.h>
37 #include <sound/pcm.h>
38 #include <sound/ac97_codec.h>
39 #include <sound/info.h>
40 #include <sound/initval.h>
41 /* for 440MX workaround */
42 #include <asm/pgtable.h>
43 #include <asm/cacheflush.h>
44
45 MODULE_AUTHOR("Jaroslav Kysela <perex@perex.cz>");
46 MODULE_DESCRIPTION("Intel 82801AA,82901AB,i810,i820,i830,i840,i845,MX440; SiS 7012; Ali 5455");
47 MODULE_LICENSE("GPL");
48 MODULE_SUPPORTED_DEVICE("{{Intel,82801AA-ICH},"
49 "{Intel,82901AB-ICH0},"
50 "{Intel,82801BA-ICH2},"
51 "{Intel,82801CA-ICH3},"
52 "{Intel,82801DB-ICH4},"
53 "{Intel,ICH5},"
54 "{Intel,ICH6},"
55 "{Intel,ICH7},"
56 "{Intel,6300ESB},"
57 "{Intel,ESB2},"
58 "{Intel,MX440},"
59 "{SiS,SI7012},"
60 "{NVidia,nForce Audio},"
61 "{NVidia,nForce2 Audio},"
62 "{NVidia,nForce3 Audio},"
63 "{NVidia,MCP04},"
64 "{NVidia,MCP501},"
65 "{NVidia,CK804},"
66 "{NVidia,CK8},"
67 "{NVidia,CK8S},"
68 "{AMD,AMD768},"
69 "{AMD,AMD8111},"
70 "{ALI,M5455}}");
71
72 static int index = SNDRV_DEFAULT_IDX1; /* Index 0-MAX */
73 static char *id = SNDRV_DEFAULT_STR1; /* ID for this card */
74 static int ac97_clock;
75 static char *ac97_quirk;
76 static int buggy_semaphore;
77 static int buggy_irq = -1; /* auto-check */
78 static int xbox;
79 static int spdif_aclink = -1;
80
81 module_param(index, int, 0444);
82 MODULE_PARM_DESC(index, "Index value for Intel i8x0 soundcard.");
83 module_param(id, charp, 0444);
84 MODULE_PARM_DESC(id, "ID string for Intel i8x0 soundcard.");
85 module_param(ac97_clock, int, 0444);
86 MODULE_PARM_DESC(ac97_clock, "AC'97 codec clock (0 = whitelist + auto-detect, 1 = force autodetect).");
87 module_param(ac97_quirk, charp, 0444);
88 MODULE_PARM_DESC(ac97_quirk, "AC'97 workaround for strange hardware.");
89 module_param(buggy_semaphore, bool, 0444);
90 MODULE_PARM_DESC(buggy_semaphore, "Enable workaround for hardwares with problematic codec semaphores.");
91 module_param(buggy_irq, bool, 0444);
92 MODULE_PARM_DESC(buggy_irq, "Enable workaround for buggy interrupts on some motherboards.");
93 module_param(xbox, bool, 0444);
94 MODULE_PARM_DESC(xbox, "Set to 1 for Xbox, if you have problems with the AC'97 codec detection.");
95 module_param(spdif_aclink, int, 0444);
96 MODULE_PARM_DESC(spdif_aclink, "S/PDIF over AC-link.");
97
98 /* just for backward compatibility */
99 static int enable;
100 module_param(enable, bool, 0444);
101 static int joystick;
102 module_param(joystick, int, 0444);
103
104 /*
105 * Direct registers
106 */
107 enum { DEVICE_INTEL, DEVICE_INTEL_ICH4, DEVICE_SIS, DEVICE_ALI, DEVICE_NFORCE };
108
109 #define ICHREG(x) ICH_REG_##x
110
111 #define DEFINE_REGSET(name,base) \
112 enum { \
113 ICH_REG_##name##_BDBAR = base + 0x0, /* dword - buffer descriptor list base address */ \
114 ICH_REG_##name##_CIV = base + 0x04, /* byte - current index value */ \
115 ICH_REG_##name##_LVI = base + 0x05, /* byte - last valid index */ \
116 ICH_REG_##name##_SR = base + 0x06, /* byte - status register */ \
117 ICH_REG_##name##_PICB = base + 0x08, /* word - position in current buffer */ \
118 ICH_REG_##name##_PIV = base + 0x0a, /* byte - prefetched index value */ \
119 ICH_REG_##name##_CR = base + 0x0b, /* byte - control register */ \
120 };
121
122 /* busmaster blocks */
123 DEFINE_REGSET(OFF, 0); /* offset */
124 DEFINE_REGSET(PI, 0x00); /* PCM in */
125 DEFINE_REGSET(PO, 0x10); /* PCM out */
126 DEFINE_REGSET(MC, 0x20); /* Mic in */
127
128 /* ICH4 busmaster blocks */
129 DEFINE_REGSET(MC2, 0x40); /* Mic in 2 */
130 DEFINE_REGSET(PI2, 0x50); /* PCM in 2 */
131 DEFINE_REGSET(SP, 0x60); /* SPDIF out */
132
133 /* values for each busmaster block */
134
135 /* LVI */
136 #define ICH_REG_LVI_MASK 0x1f
137
138 /* SR */
139 #define ICH_FIFOE 0x10 /* FIFO error */
140 #define ICH_BCIS 0x08 /* buffer completion interrupt status */
141 #define ICH_LVBCI 0x04 /* last valid buffer completion interrupt */
142 #define ICH_CELV 0x02 /* current equals last valid */
143 #define ICH_DCH 0x01 /* DMA controller halted */
144
145 /* PIV */
146 #define ICH_REG_PIV_MASK 0x1f /* mask */
147
148 /* CR */
149 #define ICH_IOCE 0x10 /* interrupt on completion enable */
150 #define ICH_FEIE 0x08 /* fifo error interrupt enable */
151 #define ICH_LVBIE 0x04 /* last valid buffer interrupt enable */
152 #define ICH_RESETREGS 0x02 /* reset busmaster registers */
153 #define ICH_STARTBM 0x01 /* start busmaster operation */
154
155
156 /* global block */
157 #define ICH_REG_GLOB_CNT 0x2c /* dword - global control */
158 #define ICH_PCM_SPDIF_MASK 0xc0000000 /* s/pdif pcm slot mask (ICH4) */
159 #define ICH_PCM_SPDIF_NONE 0x00000000 /* reserved - undefined */
160 #define ICH_PCM_SPDIF_78 0x40000000 /* s/pdif pcm on slots 7&8 */
161 #define ICH_PCM_SPDIF_69 0x80000000 /* s/pdif pcm on slots 6&9 */
162 #define ICH_PCM_SPDIF_1011 0xc0000000 /* s/pdif pcm on slots 10&11 */
163 #define ICH_PCM_20BIT 0x00400000 /* 20-bit samples (ICH4) */
164 #define ICH_PCM_246_MASK 0x00300000 /* chan mask (not all chips) */
165 #define ICH_PCM_8 0x00300000 /* 8 channels (not all chips) */
166 #define ICH_PCM_6 0x00200000 /* 6 channels (not all chips) */
167 #define ICH_PCM_4 0x00100000 /* 4 channels (not all chips) */
168 #define ICH_PCM_2 0x00000000 /* 2 channels (stereo) */
169 #define ICH_SIS_PCM_246_MASK 0x000000c0 /* 6 channels (SIS7012) */
170 #define ICH_SIS_PCM_6 0x00000080 /* 6 channels (SIS7012) */
171 #define ICH_SIS_PCM_4 0x00000040 /* 4 channels (SIS7012) */
172 #define ICH_SIS_PCM_2 0x00000000 /* 2 channels (SIS7012) */
173 #define ICH_TRIE 0x00000040 /* tertiary resume interrupt enable */
174 #define ICH_SRIE 0x00000020 /* secondary resume interrupt enable */
175 #define ICH_PRIE 0x00000010 /* primary resume interrupt enable */
176 #define ICH_ACLINK 0x00000008 /* AClink shut off */
177 #define ICH_AC97WARM 0x00000004 /* AC'97 warm reset */
178 #define ICH_AC97COLD 0x00000002 /* AC'97 cold reset */
179 #define ICH_GIE 0x00000001 /* GPI interrupt enable */
180 #define ICH_REG_GLOB_STA 0x30 /* dword - global status */
181 #define ICH_TRI 0x20000000 /* ICH4: tertiary (AC_SDIN2) resume interrupt */
182 #define ICH_TCR 0x10000000 /* ICH4: tertiary (AC_SDIN2) codec ready */
183 #define ICH_BCS 0x08000000 /* ICH4: bit clock stopped */
184 #define ICH_SPINT 0x04000000 /* ICH4: S/PDIF interrupt */
185 #define ICH_P2INT 0x02000000 /* ICH4: PCM2-In interrupt */
186 #define ICH_M2INT 0x01000000 /* ICH4: Mic2-In interrupt */
187 #define ICH_SAMPLE_CAP 0x00c00000 /* ICH4: sample capability bits (RO) */
188 #define ICH_SAMPLE_16_20 0x00400000 /* ICH4: 16- and 20-bit samples */
189 #define ICH_MULTICHAN_CAP 0x00300000 /* ICH4: multi-channel capability bits (RO) */
190 #define ICH_SIS_TRI 0x00080000 /* SIS: tertiary resume irq */
191 #define ICH_SIS_TCR 0x00040000 /* SIS: tertiary codec ready */
192 #define ICH_MD3 0x00020000 /* modem power down semaphore */
193 #define ICH_AD3 0x00010000 /* audio power down semaphore */
194 #define ICH_RCS 0x00008000 /* read completion status */
195 #define ICH_BIT3 0x00004000 /* bit 3 slot 12 */
196 #define ICH_BIT2 0x00002000 /* bit 2 slot 12 */
197 #define ICH_BIT1 0x00001000 /* bit 1 slot 12 */
198 #define ICH_SRI 0x00000800 /* secondary (AC_SDIN1) resume interrupt */
199 #define ICH_PRI 0x00000400 /* primary (AC_SDIN0) resume interrupt */
200 #define ICH_SCR 0x00000200 /* secondary (AC_SDIN1) codec ready */
201 #define ICH_PCR 0x00000100 /* primary (AC_SDIN0) codec ready */
202 #define ICH_MCINT 0x00000080 /* MIC capture interrupt */
203 #define ICH_POINT 0x00000040 /* playback interrupt */
204 #define ICH_PIINT 0x00000020 /* capture interrupt */
205 #define ICH_NVSPINT 0x00000010 /* nforce spdif interrupt */
206 #define ICH_MOINT 0x00000004 /* modem playback interrupt */
207 #define ICH_MIINT 0x00000002 /* modem capture interrupt */
208 #define ICH_GSCI 0x00000001 /* GPI status change interrupt */
209 #define ICH_REG_ACC_SEMA 0x34 /* byte - codec write semaphore */
210 #define ICH_CAS 0x01 /* codec access semaphore */
211 #define ICH_REG_SDM 0x80
212 #define ICH_DI2L_MASK 0x000000c0 /* PCM In 2, Mic In 2 data in line */
213 #define ICH_DI2L_SHIFT 6
214 #define ICH_DI1L_MASK 0x00000030 /* PCM In 1, Mic In 1 data in line */
215 #define ICH_DI1L_SHIFT 4
216 #define ICH_SE 0x00000008 /* steer enable */
217 #define ICH_LDI_MASK 0x00000003 /* last codec read data input */
218
219 #define ICH_MAX_FRAGS 32 /* max hw frags */
220
221
222 /*
223 * registers for Ali5455
224 */
225
226 /* ALi 5455 busmaster blocks */
227 DEFINE_REGSET(AL_PI, 0x40); /* ALi PCM in */
228 DEFINE_REGSET(AL_PO, 0x50); /* Ali PCM out */
229 DEFINE_REGSET(AL_MC, 0x60); /* Ali Mic in */
230 DEFINE_REGSET(AL_CDC_SPO, 0x70); /* Ali Codec SPDIF out */
231 DEFINE_REGSET(AL_CENTER, 0x80); /* Ali center out */
232 DEFINE_REGSET(AL_LFE, 0x90); /* Ali center out */
233 DEFINE_REGSET(AL_CLR_SPI, 0xa0); /* Ali Controller SPDIF in */
234 DEFINE_REGSET(AL_CLR_SPO, 0xb0); /* Ali Controller SPDIF out */
235 DEFINE_REGSET(AL_I2S, 0xc0); /* Ali I2S in */
236 DEFINE_REGSET(AL_PI2, 0xd0); /* Ali PCM2 in */
237 DEFINE_REGSET(AL_MC2, 0xe0); /* Ali Mic2 in */
238
239 enum {
240 ICH_REG_ALI_SCR = 0x00, /* System Control Register */
241 ICH_REG_ALI_SSR = 0x04, /* System Status Register */
242 ICH_REG_ALI_DMACR = 0x08, /* DMA Control Register */
243 ICH_REG_ALI_FIFOCR1 = 0x0c, /* FIFO Control Register 1 */
244 ICH_REG_ALI_INTERFACECR = 0x10, /* Interface Control Register */
245 ICH_REG_ALI_INTERRUPTCR = 0x14, /* Interrupt control Register */
246 ICH_REG_ALI_INTERRUPTSR = 0x18, /* Interrupt Status Register */
247 ICH_REG_ALI_FIFOCR2 = 0x1c, /* FIFO Control Register 2 */
248 ICH_REG_ALI_CPR = 0x20, /* Command Port Register */
249 ICH_REG_ALI_CPR_ADDR = 0x22, /* ac97 addr write */
250 ICH_REG_ALI_SPR = 0x24, /* Status Port Register */
251 ICH_REG_ALI_SPR_ADDR = 0x26, /* ac97 addr read */
252 ICH_REG_ALI_FIFOCR3 = 0x2c, /* FIFO Control Register 3 */
253 ICH_REG_ALI_TTSR = 0x30, /* Transmit Tag Slot Register */
254 ICH_REG_ALI_RTSR = 0x34, /* Receive Tag Slot Register */
255 ICH_REG_ALI_CSPSR = 0x38, /* Command/Status Port Status Register */
256 ICH_REG_ALI_CAS = 0x3c, /* Codec Write Semaphore Register */
257 ICH_REG_ALI_HWVOL = 0xf0, /* hardware volume control/status */
258 ICH_REG_ALI_I2SCR = 0xf4, /* I2S control/status */
259 ICH_REG_ALI_SPDIFCSR = 0xf8, /* spdif channel status register */
260 ICH_REG_ALI_SPDIFICS = 0xfc, /* spdif interface control/status */
261 };
262
263 #define ALI_CAS_SEM_BUSY 0x80000000
264 #define ALI_CPR_ADDR_SECONDARY 0x100
265 #define ALI_CPR_ADDR_READ 0x80
266 #define ALI_CSPSR_CODEC_READY 0x08
267 #define ALI_CSPSR_READ_OK 0x02
268 #define ALI_CSPSR_WRITE_OK 0x01
269
270 /* interrupts for the whole chip by interrupt status register finish */
271
272 #define ALI_INT_MICIN2 (1<<26)
273 #define ALI_INT_PCMIN2 (1<<25)
274 #define ALI_INT_I2SIN (1<<24)
275 #define ALI_INT_SPDIFOUT (1<<23) /* controller spdif out INTERRUPT */
276 #define ALI_INT_SPDIFIN (1<<22)
277 #define ALI_INT_LFEOUT (1<<21)
278 #define ALI_INT_CENTEROUT (1<<20)
279 #define ALI_INT_CODECSPDIFOUT (1<<19)
280 #define ALI_INT_MICIN (1<<18)
281 #define ALI_INT_PCMOUT (1<<17)
282 #define ALI_INT_PCMIN (1<<16)
283 #define ALI_INT_CPRAIS (1<<7) /* command port available */
284 #define ALI_INT_SPRAIS (1<<5) /* status port available */
285 #define ALI_INT_GPIO (1<<1)
286 #define ALI_INT_MASK (ALI_INT_SPDIFOUT|ALI_INT_CODECSPDIFOUT|\
287 ALI_INT_MICIN|ALI_INT_PCMOUT|ALI_INT_PCMIN)
288
289 #define ICH_ALI_SC_RESET (1<<31) /* master reset */
290 #define ICH_ALI_SC_AC97_DBL (1<<30)
291 #define ICH_ALI_SC_CODEC_SPDF (3<<20) /* 1=7/8, 2=6/9, 3=10/11 */
292 #define ICH_ALI_SC_IN_BITS (3<<18)
293 #define ICH_ALI_SC_OUT_BITS (3<<16)
294 #define ICH_ALI_SC_6CH_CFG (3<<14)
295 #define ICH_ALI_SC_PCM_4 (1<<8)
296 #define ICH_ALI_SC_PCM_6 (2<<8)
297 #define ICH_ALI_SC_PCM_246_MASK (3<<8)
298
299 #define ICH_ALI_SS_SEC_ID (3<<5)
300 #define ICH_ALI_SS_PRI_ID (3<<3)
301
302 #define ICH_ALI_IF_AC97SP (1<<21)
303 #define ICH_ALI_IF_MC (1<<20)
304 #define ICH_ALI_IF_PI (1<<19)
305 #define ICH_ALI_IF_MC2 (1<<18)
306 #define ICH_ALI_IF_PI2 (1<<17)
307 #define ICH_ALI_IF_LINE_SRC (1<<15) /* 0/1 = slot 3/6 */
308 #define ICH_ALI_IF_MIC_SRC (1<<14) /* 0/1 = slot 3/6 */
309 #define ICH_ALI_IF_SPDF_SRC (3<<12) /* 00 = PCM, 01 = AC97-in, 10 = spdif-in, 11 = i2s */
310 #define ICH_ALI_IF_AC97_OUT (3<<8) /* 00 = PCM, 10 = spdif-in, 11 = i2s */
311 #define ICH_ALI_IF_PO_SPDF (1<<3)
312 #define ICH_ALI_IF_PO (1<<1)
313
314 /*
315 *
316 */
317
318 enum {
319 ICHD_PCMIN,
320 ICHD_PCMOUT,
321 ICHD_MIC,
322 ICHD_MIC2,
323 ICHD_PCM2IN,
324 ICHD_SPBAR,
325 ICHD_LAST = ICHD_SPBAR
326 };
327 enum {
328 NVD_PCMIN,
329 NVD_PCMOUT,
330 NVD_MIC,
331 NVD_SPBAR,
332 NVD_LAST = NVD_SPBAR
333 };
334 enum {
335 ALID_PCMIN,
336 ALID_PCMOUT,
337 ALID_MIC,
338 ALID_AC97SPDIFOUT,
339 ALID_SPDIFIN,
340 ALID_SPDIFOUT,
341 ALID_LAST = ALID_SPDIFOUT
342 };
343
344 #define get_ichdev(substream) (substream->runtime->private_data)
345
346 struct ichdev {
347 unsigned int ichd; /* ich device number */
348 unsigned long reg_offset; /* offset to bmaddr */
349 u32 *bdbar; /* CPU address (32bit) */
350 unsigned int bdbar_addr; /* PCI bus address (32bit) */
351 struct snd_pcm_substream *substream;
352 unsigned int physbuf; /* physical address (32bit) */
353 unsigned int size;
354 unsigned int fragsize;
355 unsigned int fragsize1;
356 unsigned int position;
357 unsigned int pos_shift;
358 unsigned int last_pos;
359 int frags;
360 int lvi;
361 int lvi_frag;
362 int civ;
363 int ack;
364 int ack_reload;
365 unsigned int ack_bit;
366 unsigned int roff_sr;
367 unsigned int roff_picb;
368 unsigned int int_sta_mask; /* interrupt status mask */
369 unsigned int ali_slot; /* ALI DMA slot */
370 struct ac97_pcm *pcm;
371 int pcm_open_flag;
372 unsigned int page_attr_changed: 1;
373 unsigned int suspended: 1;
374 };
375
376 struct intel8x0 {
377 unsigned int device_type;
378
379 int irq;
380
381 void __iomem *addr;
382 void __iomem *bmaddr;
383
384 struct pci_dev *pci;
385 struct snd_card *card;
386
387 int pcm_devs;
388 struct snd_pcm *pcm[6];
389 struct ichdev ichd[6];
390
391 unsigned multi4: 1,
392 multi6: 1,
393 multi8 :1,
394 dra: 1,
395 smp20bit: 1;
396 unsigned in_ac97_init: 1,
397 in_sdin_init: 1;
398 unsigned in_measurement: 1; /* during ac97 clock measurement */
399 unsigned fix_nocache: 1; /* workaround for 440MX */
400 unsigned buggy_irq: 1; /* workaround for buggy mobos */
401 unsigned xbox: 1; /* workaround for Xbox AC'97 detection */
402 unsigned buggy_semaphore: 1; /* workaround for buggy codec semaphore */
403
404 int spdif_idx; /* SPDIF BAR index; *_SPBAR or -1 if use PCMOUT */
405 unsigned int sdm_saved; /* SDM reg value */
406
407 struct snd_ac97_bus *ac97_bus;
408 struct snd_ac97 *ac97[3];
409 unsigned int ac97_sdin[3];
410 unsigned int max_codecs, ncodecs;
411 unsigned int *codec_bit;
412 unsigned int codec_isr_bits;
413 unsigned int codec_ready_bits;
414
415 spinlock_t reg_lock;
416
417 u32 bdbars_count;
418 struct snd_dma_buffer bdbars;
419 u32 int_sta_reg; /* interrupt status register */
420 u32 int_sta_mask; /* interrupt status mask */
421 };
422
423 static struct pci_device_id snd_intel8x0_ids[] = {
424 { PCI_VDEVICE(INTEL, 0x2415), DEVICE_INTEL }, /* 82801AA */
425 { PCI_VDEVICE(INTEL, 0x2425), DEVICE_INTEL }, /* 82901AB */
426 { PCI_VDEVICE(INTEL, 0x2445), DEVICE_INTEL }, /* 82801BA */
427 { PCI_VDEVICE(INTEL, 0x2485), DEVICE_INTEL }, /* ICH3 */
428 { PCI_VDEVICE(INTEL, 0x24c5), DEVICE_INTEL_ICH4 }, /* ICH4 */
429 { PCI_VDEVICE(INTEL, 0x24d5), DEVICE_INTEL_ICH4 }, /* ICH5 */
430 { PCI_VDEVICE(INTEL, 0x25a6), DEVICE_INTEL_ICH4 }, /* ESB */
431 { PCI_VDEVICE(INTEL, 0x266e), DEVICE_INTEL_ICH4 }, /* ICH6 */
432 { PCI_VDEVICE(INTEL, 0x27de), DEVICE_INTEL_ICH4 }, /* ICH7 */
433 { PCI_VDEVICE(INTEL, 0x2698), DEVICE_INTEL_ICH4 }, /* ESB2 */
434 { PCI_VDEVICE(INTEL, 0x7195), DEVICE_INTEL }, /* 440MX */
435 { PCI_VDEVICE(SI, 0x7012), DEVICE_SIS }, /* SI7012 */
436 { PCI_VDEVICE(NVIDIA, 0x01b1), DEVICE_NFORCE }, /* NFORCE */
437 { PCI_VDEVICE(NVIDIA, 0x003a), DEVICE_NFORCE }, /* MCP04 */
438 { PCI_VDEVICE(NVIDIA, 0x006a), DEVICE_NFORCE }, /* NFORCE2 */
439 { PCI_VDEVICE(NVIDIA, 0x0059), DEVICE_NFORCE }, /* CK804 */
440 { PCI_VDEVICE(NVIDIA, 0x008a), DEVICE_NFORCE }, /* CK8 */
441 { PCI_VDEVICE(NVIDIA, 0x00da), DEVICE_NFORCE }, /* NFORCE3 */
442 { PCI_VDEVICE(NVIDIA, 0x00ea), DEVICE_NFORCE }, /* CK8S */
443 { PCI_VDEVICE(NVIDIA, 0x026b), DEVICE_NFORCE }, /* MCP51 */
444 { PCI_VDEVICE(AMD, 0x746d), DEVICE_INTEL }, /* AMD8111 */
445 { PCI_VDEVICE(AMD, 0x7445), DEVICE_INTEL }, /* AMD768 */
446 { PCI_VDEVICE(AL, 0x5455), DEVICE_ALI }, /* Ali5455 */
447 { 0, }
448 };
449
450 MODULE_DEVICE_TABLE(pci, snd_intel8x0_ids);
451
452 /*
453 * Lowlevel I/O - busmaster
454 */
455
456 static inline u8 igetbyte(struct intel8x0 *chip, u32 offset)
457 {
458 return ioread8(chip->bmaddr + offset);
459 }
460
461 static inline u16 igetword(struct intel8x0 *chip, u32 offset)
462 {
463 return ioread16(chip->bmaddr + offset);
464 }
465
466 static inline u32 igetdword(struct intel8x0 *chip, u32 offset)
467 {
468 return ioread32(chip->bmaddr + offset);
469 }
470
471 static inline void iputbyte(struct intel8x0 *chip, u32 offset, u8 val)
472 {
473 iowrite8(val, chip->bmaddr + offset);
474 }
475
476 static inline void iputword(struct intel8x0 *chip, u32 offset, u16 val)
477 {
478 iowrite16(val, chip->bmaddr + offset);
479 }
480
481 static inline void iputdword(struct intel8x0 *chip, u32 offset, u32 val)
482 {
483 iowrite32(val, chip->bmaddr + offset);
484 }
485
486 /*
487 * Lowlevel I/O - AC'97 registers
488 */
489
490 static inline u16 iagetword(struct intel8x0 *chip, u32 offset)
491 {
492 return ioread16(chip->addr + offset);
493 }
494
495 static inline void iaputword(struct intel8x0 *chip, u32 offset, u16 val)
496 {
497 iowrite16(val, chip->addr + offset);
498 }
499
500 /*
501 * Basic I/O
502 */
503
504 /*
505 * access to AC97 codec via normal i/o (for ICH and SIS7012)
506 */
507
508 static int snd_intel8x0_codec_semaphore(struct intel8x0 *chip, unsigned int codec)
509 {
510 int time;
511
512 if (codec > 2)
513 return -EIO;
514 if (chip->in_sdin_init) {
515 /* we don't know the ready bit assignment at the moment */
516 /* so we check any */
517 codec = chip->codec_isr_bits;
518 } else {
519 codec = chip->codec_bit[chip->ac97_sdin[codec]];
520 }
521
522 /* codec ready ? */
523 if ((igetdword(chip, ICHREG(GLOB_STA)) & codec) == 0)
524 return -EIO;
525
526 if (chip->buggy_semaphore)
527 return 0; /* just ignore ... */
528
529 /* Anyone holding a semaphore for 1 msec should be shot... */
530 time = 100;
531 do {
532 if (!(igetbyte(chip, ICHREG(ACC_SEMA)) & ICH_CAS))
533 return 0;
534 udelay(10);
535 } while (time--);
536
537 /* access to some forbidden (non existant) ac97 registers will not
538 * reset the semaphore. So even if you don't get the semaphore, still
539 * continue the access. We don't need the semaphore anyway. */
540 snd_printk(KERN_ERR "codec_semaphore: semaphore is not ready [0x%x][0x%x]\n",
541 igetbyte(chip, ICHREG(ACC_SEMA)), igetdword(chip, ICHREG(GLOB_STA)));
542 iagetword(chip, 0); /* clear semaphore flag */
543 /* I don't care about the semaphore */
544 return -EBUSY;
545 }
546
547 static void snd_intel8x0_codec_write(struct snd_ac97 *ac97,
548 unsigned short reg,
549 unsigned short val)
550 {
551 struct intel8x0 *chip = ac97->private_data;
552
553 if (snd_intel8x0_codec_semaphore(chip, ac97->num) < 0) {
554 if (! chip->in_ac97_init)
555 snd_printk(KERN_ERR "codec_write %d: semaphore is not ready for register 0x%x\n", ac97->num, reg);
556 }
557 iaputword(chip, reg + ac97->num * 0x80, val);
558 }
559
560 static unsigned short snd_intel8x0_codec_read(struct snd_ac97 *ac97,
561 unsigned short reg)
562 {
563 struct intel8x0 *chip = ac97->private_data;
564 unsigned short res;
565 unsigned int tmp;
566
567 if (snd_intel8x0_codec_semaphore(chip, ac97->num) < 0) {
568 if (! chip->in_ac97_init)
569 snd_printk(KERN_ERR "codec_read %d: semaphore is not ready for register 0x%x\n", ac97->num, reg);
570 res = 0xffff;
571 } else {
572 res = iagetword(chip, reg + ac97->num * 0x80);
573 if ((tmp = igetdword(chip, ICHREG(GLOB_STA))) & ICH_RCS) {
574 /* reset RCS and preserve other R/WC bits */
575 iputdword(chip, ICHREG(GLOB_STA), tmp &
576 ~(chip->codec_ready_bits | ICH_GSCI));
577 if (! chip->in_ac97_init)
578 snd_printk(KERN_ERR "codec_read %d: read timeout for register 0x%x\n", ac97->num, reg);
579 res = 0xffff;
580 }
581 }
582 return res;
583 }
584
585 static void __devinit snd_intel8x0_codec_read_test(struct intel8x0 *chip,
586 unsigned int codec)
587 {
588 unsigned int tmp;
589
590 if (snd_intel8x0_codec_semaphore(chip, codec) >= 0) {
591 iagetword(chip, codec * 0x80);
592 if ((tmp = igetdword(chip, ICHREG(GLOB_STA))) & ICH_RCS) {
593 /* reset RCS and preserve other R/WC bits */
594 iputdword(chip, ICHREG(GLOB_STA), tmp &
595 ~(chip->codec_ready_bits | ICH_GSCI));
596 }
597 }
598 }
599
600 /*
601 * access to AC97 for Ali5455
602 */
603 static int snd_intel8x0_ali_codec_ready(struct intel8x0 *chip, int mask)
604 {
605 int count = 0;
606 for (count = 0; count < 0x7f; count++) {
607 int val = igetbyte(chip, ICHREG(ALI_CSPSR));
608 if (val & mask)
609 return 0;
610 }
611 if (! chip->in_ac97_init)
612 snd_printd(KERN_WARNING "intel8x0: AC97 codec ready timeout.\n");
613 return -EBUSY;
614 }
615
616 static int snd_intel8x0_ali_codec_semaphore(struct intel8x0 *chip)
617 {
618 int time = 100;
619 if (chip->buggy_semaphore)
620 return 0; /* just ignore ... */
621 while (--time && (igetdword(chip, ICHREG(ALI_CAS)) & ALI_CAS_SEM_BUSY))
622 udelay(1);
623 if (! time && ! chip->in_ac97_init)
624 snd_printk(KERN_WARNING "ali_codec_semaphore timeout\n");
625 return snd_intel8x0_ali_codec_ready(chip, ALI_CSPSR_CODEC_READY);
626 }
627
628 static unsigned short snd_intel8x0_ali_codec_read(struct snd_ac97 *ac97, unsigned short reg)
629 {
630 struct intel8x0 *chip = ac97->private_data;
631 unsigned short data = 0xffff;
632
633 if (snd_intel8x0_ali_codec_semaphore(chip))
634 goto __err;
635 reg |= ALI_CPR_ADDR_READ;
636 if (ac97->num)
637 reg |= ALI_CPR_ADDR_SECONDARY;
638 iputword(chip, ICHREG(ALI_CPR_ADDR), reg);
639 if (snd_intel8x0_ali_codec_ready(chip, ALI_CSPSR_READ_OK))
640 goto __err;
641 data = igetword(chip, ICHREG(ALI_SPR));
642 __err:
643 return data;
644 }
645
646 static void snd_intel8x0_ali_codec_write(struct snd_ac97 *ac97, unsigned short reg,
647 unsigned short val)
648 {
649 struct intel8x0 *chip = ac97->private_data;
650
651 if (snd_intel8x0_ali_codec_semaphore(chip))
652 return;
653 iputword(chip, ICHREG(ALI_CPR), val);
654 if (ac97->num)
655 reg |= ALI_CPR_ADDR_SECONDARY;
656 iputword(chip, ICHREG(ALI_CPR_ADDR), reg);
657 snd_intel8x0_ali_codec_ready(chip, ALI_CSPSR_WRITE_OK);
658 }
659
660
661 /*
662 * DMA I/O
663 */
664 static void snd_intel8x0_setup_periods(struct intel8x0 *chip, struct ichdev *ichdev)
665 {
666 int idx;
667 u32 *bdbar = ichdev->bdbar;
668 unsigned long port = ichdev->reg_offset;
669
670 iputdword(chip, port + ICH_REG_OFF_BDBAR, ichdev->bdbar_addr);
671 if (ichdev->size == ichdev->fragsize) {
672 ichdev->ack_reload = ichdev->ack = 2;
673 ichdev->fragsize1 = ichdev->fragsize >> 1;
674 for (idx = 0; idx < (ICH_REG_LVI_MASK + 1) * 2; idx += 4) {
675 bdbar[idx + 0] = cpu_to_le32(ichdev->physbuf);
676 bdbar[idx + 1] = cpu_to_le32(0x80000000 | /* interrupt on completion */
677 ichdev->fragsize1 >> ichdev->pos_shift);
678 bdbar[idx + 2] = cpu_to_le32(ichdev->physbuf + (ichdev->size >> 1));
679 bdbar[idx + 3] = cpu_to_le32(0x80000000 | /* interrupt on completion */
680 ichdev->fragsize1 >> ichdev->pos_shift);
681 }
682 ichdev->frags = 2;
683 } else {
684 ichdev->ack_reload = ichdev->ack = 1;
685 ichdev->fragsize1 = ichdev->fragsize;
686 for (idx = 0; idx < (ICH_REG_LVI_MASK + 1) * 2; idx += 2) {
687 bdbar[idx + 0] = cpu_to_le32(ichdev->physbuf +
688 (((idx >> 1) * ichdev->fragsize) %
689 ichdev->size));
690 bdbar[idx + 1] = cpu_to_le32(0x80000000 | /* interrupt on completion */
691 ichdev->fragsize >> ichdev->pos_shift);
692 #if 0
693 printk(KERN_DEBUG "bdbar[%i] = 0x%x [0x%x]\n",
694 idx + 0, bdbar[idx + 0], bdbar[idx + 1]);
695 #endif
696 }
697 ichdev->frags = ichdev->size / ichdev->fragsize;
698 }
699 iputbyte(chip, port + ICH_REG_OFF_LVI, ichdev->lvi = ICH_REG_LVI_MASK);
700 ichdev->civ = 0;
701 iputbyte(chip, port + ICH_REG_OFF_CIV, 0);
702 ichdev->lvi_frag = ICH_REG_LVI_MASK % ichdev->frags;
703 ichdev->position = 0;
704 #if 0
705 printk(KERN_DEBUG "lvi_frag = %i, frags = %i, period_size = 0x%x, "
706 "period_size1 = 0x%x\n",
707 ichdev->lvi_frag, ichdev->frags, ichdev->fragsize,
708 ichdev->fragsize1);
709 #endif
710 /* clear interrupts */
711 iputbyte(chip, port + ichdev->roff_sr, ICH_FIFOE | ICH_BCIS | ICH_LVBCI);
712 }
713
714 #ifdef __i386__
715 /*
716 * Intel 82443MX running a 100MHz processor system bus has a hardware bug,
717 * which aborts PCI busmaster for audio transfer. A workaround is to set
718 * the pages as non-cached. For details, see the errata in
719 * http://www.intel.com/design/chipsets/specupdt/245051.htm
720 */
721 static void fill_nocache(void *buf, int size, int nocache)
722 {
723 size = (size + PAGE_SIZE - 1) >> PAGE_SHIFT;
724 if (nocache)
725 set_pages_uc(virt_to_page(buf), size);
726 else
727 set_pages_wb(virt_to_page(buf), size);
728 }
729 #else
730 #define fill_nocache(buf, size, nocache) do { ; } while (0)
731 #endif
732
733 /*
734 * Interrupt handler
735 */
736
737 static inline void snd_intel8x0_update(struct intel8x0 *chip, struct ichdev *ichdev)
738 {
739 unsigned long port = ichdev->reg_offset;
740 unsigned long flags;
741 int status, civ, i, step;
742 int ack = 0;
743
744 spin_lock_irqsave(&chip->reg_lock, flags);
745 status = igetbyte(chip, port + ichdev->roff_sr);
746 civ = igetbyte(chip, port + ICH_REG_OFF_CIV);
747 if (!(status & ICH_BCIS)) {
748 step = 0;
749 } else if (civ == ichdev->civ) {
750 // snd_printd("civ same %d\n", civ);
751 step = 1;
752 ichdev->civ++;
753 ichdev->civ &= ICH_REG_LVI_MASK;
754 } else {
755 step = civ - ichdev->civ;
756 if (step < 0)
757 step += ICH_REG_LVI_MASK + 1;
758 // if (step != 1)
759 // snd_printd("step = %d, %d -> %d\n", step, ichdev->civ, civ);
760 ichdev->civ = civ;
761 }
762
763 ichdev->position += step * ichdev->fragsize1;
764 if (! chip->in_measurement)
765 ichdev->position %= ichdev->size;
766 ichdev->lvi += step;
767 ichdev->lvi &= ICH_REG_LVI_MASK;
768 iputbyte(chip, port + ICH_REG_OFF_LVI, ichdev->lvi);
769 for (i = 0; i < step; i++) {
770 ichdev->lvi_frag++;
771 ichdev->lvi_frag %= ichdev->frags;
772 ichdev->bdbar[ichdev->lvi * 2] = cpu_to_le32(ichdev->physbuf + ichdev->lvi_frag * ichdev->fragsize1);
773 #if 0
774 printk(KERN_DEBUG "new: bdbar[%i] = 0x%x [0x%x], prefetch = %i, "
775 "all = 0x%x, 0x%x\n",
776 ichdev->lvi * 2, ichdev->bdbar[ichdev->lvi * 2],
777 ichdev->bdbar[ichdev->lvi * 2 + 1], inb(ICH_REG_OFF_PIV + port),
778 inl(port + 4), inb(port + ICH_REG_OFF_CR));
779 #endif
780 if (--ichdev->ack == 0) {
781 ichdev->ack = ichdev->ack_reload;
782 ack = 1;
783 }
784 }
785 spin_unlock_irqrestore(&chip->reg_lock, flags);
786 if (ack && ichdev->substream) {
787 snd_pcm_period_elapsed(ichdev->substream);
788 }
789 iputbyte(chip, port + ichdev->roff_sr,
790 status & (ICH_FIFOE | ICH_BCIS | ICH_LVBCI));
791 }
792
793 static irqreturn_t snd_intel8x0_interrupt(int irq, void *dev_id)
794 {
795 struct intel8x0 *chip = dev_id;
796 struct ichdev *ichdev;
797 unsigned int status;
798 unsigned int i;
799
800 status = igetdword(chip, chip->int_sta_reg);
801 if (status == 0xffffffff) /* we are not yet resumed */
802 return IRQ_NONE;
803
804 if ((status & chip->int_sta_mask) == 0) {
805 if (status) {
806 /* ack */
807 iputdword(chip, chip->int_sta_reg, status);
808 if (! chip->buggy_irq)
809 status = 0;
810 }
811 return IRQ_RETVAL(status);
812 }
813
814 for (i = 0; i < chip->bdbars_count; i++) {
815 ichdev = &chip->ichd[i];
816 if (status & ichdev->int_sta_mask)
817 snd_intel8x0_update(chip, ichdev);
818 }
819
820 /* ack them */
821 iputdword(chip, chip->int_sta_reg, status & chip->int_sta_mask);
822
823 return IRQ_HANDLED;
824 }
825
826 /*
827 * PCM part
828 */
829
830 static int snd_intel8x0_pcm_trigger(struct snd_pcm_substream *substream, int cmd)
831 {
832 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
833 struct ichdev *ichdev = get_ichdev(substream);
834 unsigned char val = 0;
835 unsigned long port = ichdev->reg_offset;
836
837 switch (cmd) {
838 case SNDRV_PCM_TRIGGER_RESUME:
839 ichdev->suspended = 0;
840 /* fallthru */
841 case SNDRV_PCM_TRIGGER_START:
842 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
843 val = ICH_IOCE | ICH_STARTBM;
844 ichdev->last_pos = ichdev->position;
845 break;
846 case SNDRV_PCM_TRIGGER_SUSPEND:
847 ichdev->suspended = 1;
848 /* fallthru */
849 case SNDRV_PCM_TRIGGER_STOP:
850 val = 0;
851 break;
852 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
853 val = ICH_IOCE;
854 break;
855 default:
856 return -EINVAL;
857 }
858 iputbyte(chip, port + ICH_REG_OFF_CR, val);
859 if (cmd == SNDRV_PCM_TRIGGER_STOP) {
860 /* wait until DMA stopped */
861 while (!(igetbyte(chip, port + ichdev->roff_sr) & ICH_DCH)) ;
862 /* reset whole DMA things */
863 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_RESETREGS);
864 }
865 return 0;
866 }
867
868 static int snd_intel8x0_ali_trigger(struct snd_pcm_substream *substream, int cmd)
869 {
870 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
871 struct ichdev *ichdev = get_ichdev(substream);
872 unsigned long port = ichdev->reg_offset;
873 static int fiforeg[] = {
874 ICHREG(ALI_FIFOCR1), ICHREG(ALI_FIFOCR2), ICHREG(ALI_FIFOCR3)
875 };
876 unsigned int val, fifo;
877
878 val = igetdword(chip, ICHREG(ALI_DMACR));
879 switch (cmd) {
880 case SNDRV_PCM_TRIGGER_RESUME:
881 ichdev->suspended = 0;
882 /* fallthru */
883 case SNDRV_PCM_TRIGGER_START:
884 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
885 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
886 /* clear FIFO for synchronization of channels */
887 fifo = igetdword(chip, fiforeg[ichdev->ali_slot / 4]);
888 fifo &= ~(0xff << (ichdev->ali_slot % 4));
889 fifo |= 0x83 << (ichdev->ali_slot % 4);
890 iputdword(chip, fiforeg[ichdev->ali_slot / 4], fifo);
891 }
892 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_IOCE);
893 val &= ~(1 << (ichdev->ali_slot + 16)); /* clear PAUSE flag */
894 /* start DMA */
895 iputdword(chip, ICHREG(ALI_DMACR), val | (1 << ichdev->ali_slot));
896 break;
897 case SNDRV_PCM_TRIGGER_SUSPEND:
898 ichdev->suspended = 1;
899 /* fallthru */
900 case SNDRV_PCM_TRIGGER_STOP:
901 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
902 /* pause */
903 iputdword(chip, ICHREG(ALI_DMACR), val | (1 << (ichdev->ali_slot + 16)));
904 iputbyte(chip, port + ICH_REG_OFF_CR, 0);
905 while (igetbyte(chip, port + ICH_REG_OFF_CR))
906 ;
907 if (cmd == SNDRV_PCM_TRIGGER_PAUSE_PUSH)
908 break;
909 /* reset whole DMA things */
910 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_RESETREGS);
911 /* clear interrupts */
912 iputbyte(chip, port + ICH_REG_OFF_SR,
913 igetbyte(chip, port + ICH_REG_OFF_SR) | 0x1e);
914 iputdword(chip, ICHREG(ALI_INTERRUPTSR),
915 igetdword(chip, ICHREG(ALI_INTERRUPTSR)) & ichdev->int_sta_mask);
916 break;
917 default:
918 return -EINVAL;
919 }
920 return 0;
921 }
922
923 static int snd_intel8x0_hw_params(struct snd_pcm_substream *substream,
924 struct snd_pcm_hw_params *hw_params)
925 {
926 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
927 struct ichdev *ichdev = get_ichdev(substream);
928 struct snd_pcm_runtime *runtime = substream->runtime;
929 int dbl = params_rate(hw_params) > 48000;
930 int err;
931
932 if (chip->fix_nocache && ichdev->page_attr_changed) {
933 fill_nocache(runtime->dma_area, runtime->dma_bytes, 0); /* clear */
934 ichdev->page_attr_changed = 0;
935 }
936 err = snd_pcm_lib_malloc_pages(substream, params_buffer_bytes(hw_params));
937 if (err < 0)
938 return err;
939 if (chip->fix_nocache) {
940 if (runtime->dma_area && ! ichdev->page_attr_changed) {
941 fill_nocache(runtime->dma_area, runtime->dma_bytes, 1);
942 ichdev->page_attr_changed = 1;
943 }
944 }
945 if (ichdev->pcm_open_flag) {
946 snd_ac97_pcm_close(ichdev->pcm);
947 ichdev->pcm_open_flag = 0;
948 }
949 err = snd_ac97_pcm_open(ichdev->pcm, params_rate(hw_params),
950 params_channels(hw_params),
951 ichdev->pcm->r[dbl].slots);
952 if (err >= 0) {
953 ichdev->pcm_open_flag = 1;
954 /* Force SPDIF setting */
955 if (ichdev->ichd == ICHD_PCMOUT && chip->spdif_idx < 0)
956 snd_ac97_set_rate(ichdev->pcm->r[0].codec[0], AC97_SPDIF,
957 params_rate(hw_params));
958 }
959 return err;
960 }
961
962 static int snd_intel8x0_hw_free(struct snd_pcm_substream *substream)
963 {
964 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
965 struct ichdev *ichdev = get_ichdev(substream);
966
967 if (ichdev->pcm_open_flag) {
968 snd_ac97_pcm_close(ichdev->pcm);
969 ichdev->pcm_open_flag = 0;
970 }
971 if (chip->fix_nocache && ichdev->page_attr_changed) {
972 fill_nocache(substream->runtime->dma_area, substream->runtime->dma_bytes, 0);
973 ichdev->page_attr_changed = 0;
974 }
975 return snd_pcm_lib_free_pages(substream);
976 }
977
978 static void snd_intel8x0_setup_pcm_out(struct intel8x0 *chip,
979 struct snd_pcm_runtime *runtime)
980 {
981 unsigned int cnt;
982 int dbl = runtime->rate > 48000;
983
984 spin_lock_irq(&chip->reg_lock);
985 switch (chip->device_type) {
986 case DEVICE_ALI:
987 cnt = igetdword(chip, ICHREG(ALI_SCR));
988 cnt &= ~ICH_ALI_SC_PCM_246_MASK;
989 if (runtime->channels == 4 || dbl)
990 cnt |= ICH_ALI_SC_PCM_4;
991 else if (runtime->channels == 6)
992 cnt |= ICH_ALI_SC_PCM_6;
993 iputdword(chip, ICHREG(ALI_SCR), cnt);
994 break;
995 case DEVICE_SIS:
996 cnt = igetdword(chip, ICHREG(GLOB_CNT));
997 cnt &= ~ICH_SIS_PCM_246_MASK;
998 if (runtime->channels == 4 || dbl)
999 cnt |= ICH_SIS_PCM_4;
1000 else if (runtime->channels == 6)
1001 cnt |= ICH_SIS_PCM_6;
1002 iputdword(chip, ICHREG(GLOB_CNT), cnt);
1003 break;
1004 default:
1005 cnt = igetdword(chip, ICHREG(GLOB_CNT));
1006 cnt &= ~(ICH_PCM_246_MASK | ICH_PCM_20BIT);
1007 if (runtime->channels == 4 || dbl)
1008 cnt |= ICH_PCM_4;
1009 else if (runtime->channels == 6)
1010 cnt |= ICH_PCM_6;
1011 else if (runtime->channels == 8)
1012 cnt |= ICH_PCM_8;
1013 if (chip->device_type == DEVICE_NFORCE) {
1014 /* reset to 2ch once to keep the 6 channel data in alignment,
1015 * to start from Front Left always
1016 */
1017 if (cnt & ICH_PCM_246_MASK) {
1018 iputdword(chip, ICHREG(GLOB_CNT), cnt & ~ICH_PCM_246_MASK);
1019 spin_unlock_irq(&chip->reg_lock);
1020 msleep(50); /* grrr... */
1021 spin_lock_irq(&chip->reg_lock);
1022 }
1023 } else if (chip->device_type == DEVICE_INTEL_ICH4) {
1024 if (runtime->sample_bits > 16)
1025 cnt |= ICH_PCM_20BIT;
1026 }
1027 iputdword(chip, ICHREG(GLOB_CNT), cnt);
1028 break;
1029 }
1030 spin_unlock_irq(&chip->reg_lock);
1031 }
1032
1033 static int snd_intel8x0_pcm_prepare(struct snd_pcm_substream *substream)
1034 {
1035 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1036 struct snd_pcm_runtime *runtime = substream->runtime;
1037 struct ichdev *ichdev = get_ichdev(substream);
1038
1039 ichdev->physbuf = runtime->dma_addr;
1040 ichdev->size = snd_pcm_lib_buffer_bytes(substream);
1041 ichdev->fragsize = snd_pcm_lib_period_bytes(substream);
1042 if (ichdev->ichd == ICHD_PCMOUT) {
1043 snd_intel8x0_setup_pcm_out(chip, runtime);
1044 if (chip->device_type == DEVICE_INTEL_ICH4)
1045 ichdev->pos_shift = (runtime->sample_bits > 16) ? 2 : 1;
1046 }
1047 snd_intel8x0_setup_periods(chip, ichdev);
1048 return 0;
1049 }
1050
1051 static snd_pcm_uframes_t snd_intel8x0_pcm_pointer(struct snd_pcm_substream *substream)
1052 {
1053 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1054 struct ichdev *ichdev = get_ichdev(substream);
1055 size_t ptr1, ptr;
1056 int civ, timeout = 10;
1057 unsigned int position;
1058
1059 spin_lock(&chip->reg_lock);
1060 do {
1061 civ = igetbyte(chip, ichdev->reg_offset + ICH_REG_OFF_CIV);
1062 ptr1 = igetword(chip, ichdev->reg_offset + ichdev->roff_picb);
1063 position = ichdev->position;
1064 if (ptr1 == 0) {
1065 udelay(10);
1066 continue;
1067 }
1068 if (civ == igetbyte(chip, ichdev->reg_offset + ICH_REG_OFF_CIV) &&
1069 ptr1 == igetword(chip, ichdev->reg_offset + ichdev->roff_picb))
1070 break;
1071 } while (timeout--);
1072 ptr = ichdev->last_pos;
1073 if (ptr1 != 0) {
1074 ptr1 <<= ichdev->pos_shift;
1075 ptr = ichdev->fragsize1 - ptr1;
1076 ptr += position;
1077 if (ptr < ichdev->last_pos) {
1078 unsigned int pos_base, last_base;
1079 pos_base = position / ichdev->fragsize1;
1080 last_base = ichdev->last_pos / ichdev->fragsize1;
1081 /* another sanity check; ptr1 can go back to full
1082 * before the base position is updated
1083 */
1084 if (pos_base == last_base)
1085 ptr = ichdev->last_pos;
1086 }
1087 }
1088 ichdev->last_pos = ptr;
1089 spin_unlock(&chip->reg_lock);
1090 if (ptr >= ichdev->size)
1091 return 0;
1092 return bytes_to_frames(substream->runtime, ptr);
1093 }
1094
1095 static struct snd_pcm_hardware snd_intel8x0_stream =
1096 {
1097 .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
1098 SNDRV_PCM_INFO_BLOCK_TRANSFER |
1099 SNDRV_PCM_INFO_MMAP_VALID |
1100 SNDRV_PCM_INFO_PAUSE |
1101 SNDRV_PCM_INFO_RESUME),
1102 .formats = SNDRV_PCM_FMTBIT_S16_LE,
1103 .rates = SNDRV_PCM_RATE_48000,
1104 .rate_min = 48000,
1105 .rate_max = 48000,
1106 .channels_min = 2,
1107 .channels_max = 2,
1108 .buffer_bytes_max = 128 * 1024,
1109 .period_bytes_min = 32,
1110 .period_bytes_max = 128 * 1024,
1111 .periods_min = 1,
1112 .periods_max = 1024,
1113 .fifo_size = 0,
1114 };
1115
1116 static unsigned int channels4[] = {
1117 2, 4,
1118 };
1119
1120 static struct snd_pcm_hw_constraint_list hw_constraints_channels4 = {
1121 .count = ARRAY_SIZE(channels4),
1122 .list = channels4,
1123 .mask = 0,
1124 };
1125
1126 static unsigned int channels6[] = {
1127 2, 4, 6,
1128 };
1129
1130 static struct snd_pcm_hw_constraint_list hw_constraints_channels6 = {
1131 .count = ARRAY_SIZE(channels6),
1132 .list = channels6,
1133 .mask = 0,
1134 };
1135
1136 static unsigned int channels8[] = {
1137 2, 4, 6, 8,
1138 };
1139
1140 static struct snd_pcm_hw_constraint_list hw_constraints_channels8 = {
1141 .count = ARRAY_SIZE(channels8),
1142 .list = channels8,
1143 .mask = 0,
1144 };
1145
1146 static int snd_intel8x0_pcm_open(struct snd_pcm_substream *substream, struct ichdev *ichdev)
1147 {
1148 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1149 struct snd_pcm_runtime *runtime = substream->runtime;
1150 int err;
1151
1152 ichdev->substream = substream;
1153 runtime->hw = snd_intel8x0_stream;
1154 runtime->hw.rates = ichdev->pcm->rates;
1155 snd_pcm_limit_hw_rates(runtime);
1156 if (chip->device_type == DEVICE_SIS) {
1157 runtime->hw.buffer_bytes_max = 64*1024;
1158 runtime->hw.period_bytes_max = 64*1024;
1159 }
1160 if ((err = snd_pcm_hw_constraint_integer(runtime, SNDRV_PCM_HW_PARAM_PERIODS)) < 0)
1161 return err;
1162 runtime->private_data = ichdev;
1163 return 0;
1164 }
1165
1166 static int snd_intel8x0_playback_open(struct snd_pcm_substream *substream)
1167 {
1168 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1169 struct snd_pcm_runtime *runtime = substream->runtime;
1170 int err;
1171
1172 err = snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_PCMOUT]);
1173 if (err < 0)
1174 return err;
1175
1176 if (chip->multi8) {
1177 runtime->hw.channels_max = 8;
1178 snd_pcm_hw_constraint_list(runtime, 0,
1179 SNDRV_PCM_HW_PARAM_CHANNELS,
1180 &hw_constraints_channels8);
1181 } else if (chip->multi6) {
1182 runtime->hw.channels_max = 6;
1183 snd_pcm_hw_constraint_list(runtime, 0, SNDRV_PCM_HW_PARAM_CHANNELS,
1184 &hw_constraints_channels6);
1185 } else if (chip->multi4) {
1186 runtime->hw.channels_max = 4;
1187 snd_pcm_hw_constraint_list(runtime, 0, SNDRV_PCM_HW_PARAM_CHANNELS,
1188 &hw_constraints_channels4);
1189 }
1190 if (chip->dra) {
1191 snd_ac97_pcm_double_rate_rules(runtime);
1192 }
1193 if (chip->smp20bit) {
1194 runtime->hw.formats |= SNDRV_PCM_FMTBIT_S32_LE;
1195 snd_pcm_hw_constraint_msbits(runtime, 0, 32, 20);
1196 }
1197 return 0;
1198 }
1199
1200 static int snd_intel8x0_playback_close(struct snd_pcm_substream *substream)
1201 {
1202 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1203
1204 chip->ichd[ICHD_PCMOUT].substream = NULL;
1205 return 0;
1206 }
1207
1208 static int snd_intel8x0_capture_open(struct snd_pcm_substream *substream)
1209 {
1210 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1211
1212 return snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_PCMIN]);
1213 }
1214
1215 static int snd_intel8x0_capture_close(struct snd_pcm_substream *substream)
1216 {
1217 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1218
1219 chip->ichd[ICHD_PCMIN].substream = NULL;
1220 return 0;
1221 }
1222
1223 static int snd_intel8x0_mic_open(struct snd_pcm_substream *substream)
1224 {
1225 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1226
1227 return snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_MIC]);
1228 }
1229
1230 static int snd_intel8x0_mic_close(struct snd_pcm_substream *substream)
1231 {
1232 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1233
1234 chip->ichd[ICHD_MIC].substream = NULL;
1235 return 0;
1236 }
1237
1238 static int snd_intel8x0_mic2_open(struct snd_pcm_substream *substream)
1239 {
1240 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1241
1242 return snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_MIC2]);
1243 }
1244
1245 static int snd_intel8x0_mic2_close(struct snd_pcm_substream *substream)
1246 {
1247 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1248
1249 chip->ichd[ICHD_MIC2].substream = NULL;
1250 return 0;
1251 }
1252
1253 static int snd_intel8x0_capture2_open(struct snd_pcm_substream *substream)
1254 {
1255 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1256
1257 return snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_PCM2IN]);
1258 }
1259
1260 static int snd_intel8x0_capture2_close(struct snd_pcm_substream *substream)
1261 {
1262 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1263
1264 chip->ichd[ICHD_PCM2IN].substream = NULL;
1265 return 0;
1266 }
1267
1268 static int snd_intel8x0_spdif_open(struct snd_pcm_substream *substream)
1269 {
1270 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1271 int idx = chip->device_type == DEVICE_NFORCE ? NVD_SPBAR : ICHD_SPBAR;
1272
1273 return snd_intel8x0_pcm_open(substream, &chip->ichd[idx]);
1274 }
1275
1276 static int snd_intel8x0_spdif_close(struct snd_pcm_substream *substream)
1277 {
1278 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1279 int idx = chip->device_type == DEVICE_NFORCE ? NVD_SPBAR : ICHD_SPBAR;
1280
1281 chip->ichd[idx].substream = NULL;
1282 return 0;
1283 }
1284
1285 static int snd_intel8x0_ali_ac97spdifout_open(struct snd_pcm_substream *substream)
1286 {
1287 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1288 unsigned int val;
1289
1290 spin_lock_irq(&chip->reg_lock);
1291 val = igetdword(chip, ICHREG(ALI_INTERFACECR));
1292 val |= ICH_ALI_IF_AC97SP;
1293 iputdword(chip, ICHREG(ALI_INTERFACECR), val);
1294 /* also needs to set ALI_SC_CODEC_SPDF correctly */
1295 spin_unlock_irq(&chip->reg_lock);
1296
1297 return snd_intel8x0_pcm_open(substream, &chip->ichd[ALID_AC97SPDIFOUT]);
1298 }
1299
1300 static int snd_intel8x0_ali_ac97spdifout_close(struct snd_pcm_substream *substream)
1301 {
1302 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1303 unsigned int val;
1304
1305 chip->ichd[ALID_AC97SPDIFOUT].substream = NULL;
1306 spin_lock_irq(&chip->reg_lock);
1307 val = igetdword(chip, ICHREG(ALI_INTERFACECR));
1308 val &= ~ICH_ALI_IF_AC97SP;
1309 iputdword(chip, ICHREG(ALI_INTERFACECR), val);
1310 spin_unlock_irq(&chip->reg_lock);
1311
1312 return 0;
1313 }
1314
1315 #if 0 // NYI
1316 static int snd_intel8x0_ali_spdifin_open(struct snd_pcm_substream *substream)
1317 {
1318 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1319
1320 return snd_intel8x0_pcm_open(substream, &chip->ichd[ALID_SPDIFIN]);
1321 }
1322
1323 static int snd_intel8x0_ali_spdifin_close(struct snd_pcm_substream *substream)
1324 {
1325 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1326
1327 chip->ichd[ALID_SPDIFIN].substream = NULL;
1328 return 0;
1329 }
1330
1331 static int snd_intel8x0_ali_spdifout_open(struct snd_pcm_substream *substream)
1332 {
1333 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1334
1335 return snd_intel8x0_pcm_open(substream, &chip->ichd[ALID_SPDIFOUT]);
1336 }
1337
1338 static int snd_intel8x0_ali_spdifout_close(struct snd_pcm_substream *substream)
1339 {
1340 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1341
1342 chip->ichd[ALID_SPDIFOUT].substream = NULL;
1343 return 0;
1344 }
1345 #endif
1346
1347 static struct snd_pcm_ops snd_intel8x0_playback_ops = {
1348 .open = snd_intel8x0_playback_open,
1349 .close = snd_intel8x0_playback_close,
1350 .ioctl = snd_pcm_lib_ioctl,
1351 .hw_params = snd_intel8x0_hw_params,
1352 .hw_free = snd_intel8x0_hw_free,
1353 .prepare = snd_intel8x0_pcm_prepare,
1354 .trigger = snd_intel8x0_pcm_trigger,
1355 .pointer = snd_intel8x0_pcm_pointer,
1356 };
1357
1358 static struct snd_pcm_ops snd_intel8x0_capture_ops = {
1359 .open = snd_intel8x0_capture_open,
1360 .close = snd_intel8x0_capture_close,
1361 .ioctl = snd_pcm_lib_ioctl,
1362 .hw_params = snd_intel8x0_hw_params,
1363 .hw_free = snd_intel8x0_hw_free,
1364 .prepare = snd_intel8x0_pcm_prepare,
1365 .trigger = snd_intel8x0_pcm_trigger,
1366 .pointer = snd_intel8x0_pcm_pointer,
1367 };
1368
1369 static struct snd_pcm_ops snd_intel8x0_capture_mic_ops = {
1370 .open = snd_intel8x0_mic_open,
1371 .close = snd_intel8x0_mic_close,
1372 .ioctl = snd_pcm_lib_ioctl,
1373 .hw_params = snd_intel8x0_hw_params,
1374 .hw_free = snd_intel8x0_hw_free,
1375 .prepare = snd_intel8x0_pcm_prepare,
1376 .trigger = snd_intel8x0_pcm_trigger,
1377 .pointer = snd_intel8x0_pcm_pointer,
1378 };
1379
1380 static struct snd_pcm_ops snd_intel8x0_capture_mic2_ops = {
1381 .open = snd_intel8x0_mic2_open,
1382 .close = snd_intel8x0_mic2_close,
1383 .ioctl = snd_pcm_lib_ioctl,
1384 .hw_params = snd_intel8x0_hw_params,
1385 .hw_free = snd_intel8x0_hw_free,
1386 .prepare = snd_intel8x0_pcm_prepare,
1387 .trigger = snd_intel8x0_pcm_trigger,
1388 .pointer = snd_intel8x0_pcm_pointer,
1389 };
1390
1391 static struct snd_pcm_ops snd_intel8x0_capture2_ops = {
1392 .open = snd_intel8x0_capture2_open,
1393 .close = snd_intel8x0_capture2_close,
1394 .ioctl = snd_pcm_lib_ioctl,
1395 .hw_params = snd_intel8x0_hw_params,
1396 .hw_free = snd_intel8x0_hw_free,
1397 .prepare = snd_intel8x0_pcm_prepare,
1398 .trigger = snd_intel8x0_pcm_trigger,
1399 .pointer = snd_intel8x0_pcm_pointer,
1400 };
1401
1402 static struct snd_pcm_ops snd_intel8x0_spdif_ops = {
1403 .open = snd_intel8x0_spdif_open,
1404 .close = snd_intel8x0_spdif_close,
1405 .ioctl = snd_pcm_lib_ioctl,
1406 .hw_params = snd_intel8x0_hw_params,
1407 .hw_free = snd_intel8x0_hw_free,
1408 .prepare = snd_intel8x0_pcm_prepare,
1409 .trigger = snd_intel8x0_pcm_trigger,
1410 .pointer = snd_intel8x0_pcm_pointer,
1411 };
1412
1413 static struct snd_pcm_ops snd_intel8x0_ali_playback_ops = {
1414 .open = snd_intel8x0_playback_open,
1415 .close = snd_intel8x0_playback_close,
1416 .ioctl = snd_pcm_lib_ioctl,
1417 .hw_params = snd_intel8x0_hw_params,
1418 .hw_free = snd_intel8x0_hw_free,
1419 .prepare = snd_intel8x0_pcm_prepare,
1420 .trigger = snd_intel8x0_ali_trigger,
1421 .pointer = snd_intel8x0_pcm_pointer,
1422 };
1423
1424 static struct snd_pcm_ops snd_intel8x0_ali_capture_ops = {
1425 .open = snd_intel8x0_capture_open,
1426 .close = snd_intel8x0_capture_close,
1427 .ioctl = snd_pcm_lib_ioctl,
1428 .hw_params = snd_intel8x0_hw_params,
1429 .hw_free = snd_intel8x0_hw_free,
1430 .prepare = snd_intel8x0_pcm_prepare,
1431 .trigger = snd_intel8x0_ali_trigger,
1432 .pointer = snd_intel8x0_pcm_pointer,
1433 };
1434
1435 static struct snd_pcm_ops snd_intel8x0_ali_capture_mic_ops = {
1436 .open = snd_intel8x0_mic_open,
1437 .close = snd_intel8x0_mic_close,
1438 .ioctl = snd_pcm_lib_ioctl,
1439 .hw_params = snd_intel8x0_hw_params,
1440 .hw_free = snd_intel8x0_hw_free,
1441 .prepare = snd_intel8x0_pcm_prepare,
1442 .trigger = snd_intel8x0_ali_trigger,
1443 .pointer = snd_intel8x0_pcm_pointer,
1444 };
1445
1446 static struct snd_pcm_ops snd_intel8x0_ali_ac97spdifout_ops = {
1447 .open = snd_intel8x0_ali_ac97spdifout_open,
1448 .close = snd_intel8x0_ali_ac97spdifout_close,
1449 .ioctl = snd_pcm_lib_ioctl,
1450 .hw_params = snd_intel8x0_hw_params,
1451 .hw_free = snd_intel8x0_hw_free,
1452 .prepare = snd_intel8x0_pcm_prepare,
1453 .trigger = snd_intel8x0_ali_trigger,
1454 .pointer = snd_intel8x0_pcm_pointer,
1455 };
1456
1457 #if 0 // NYI
1458 static struct snd_pcm_ops snd_intel8x0_ali_spdifin_ops = {
1459 .open = snd_intel8x0_ali_spdifin_open,
1460 .close = snd_intel8x0_ali_spdifin_close,
1461 .ioctl = snd_pcm_lib_ioctl,
1462 .hw_params = snd_intel8x0_hw_params,
1463 .hw_free = snd_intel8x0_hw_free,
1464 .prepare = snd_intel8x0_pcm_prepare,
1465 .trigger = snd_intel8x0_pcm_trigger,
1466 .pointer = snd_intel8x0_pcm_pointer,
1467 };
1468
1469 static struct snd_pcm_ops snd_intel8x0_ali_spdifout_ops = {
1470 .open = snd_intel8x0_ali_spdifout_open,
1471 .close = snd_intel8x0_ali_spdifout_close,
1472 .ioctl = snd_pcm_lib_ioctl,
1473 .hw_params = snd_intel8x0_hw_params,
1474 .hw_free = snd_intel8x0_hw_free,
1475 .prepare = snd_intel8x0_pcm_prepare,
1476 .trigger = snd_intel8x0_pcm_trigger,
1477 .pointer = snd_intel8x0_pcm_pointer,
1478 };
1479 #endif // NYI
1480
1481 struct ich_pcm_table {
1482 char *suffix;
1483 struct snd_pcm_ops *playback_ops;
1484 struct snd_pcm_ops *capture_ops;
1485 size_t prealloc_size;
1486 size_t prealloc_max_size;
1487 int ac97_idx;
1488 };
1489
1490 static int __devinit snd_intel8x0_pcm1(struct intel8x0 *chip, int device,
1491 struct ich_pcm_table *rec)
1492 {
1493 struct snd_pcm *pcm;
1494 int err;
1495 char name[32];
1496
1497 if (rec->suffix)
1498 sprintf(name, "Intel ICH - %s", rec->suffix);
1499 else
1500 strcpy(name, "Intel ICH");
1501 err = snd_pcm_new(chip->card, name, device,
1502 rec->playback_ops ? 1 : 0,
1503 rec->capture_ops ? 1 : 0, &pcm);
1504 if (err < 0)
1505 return err;
1506
1507 if (rec->playback_ops)
1508 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, rec->playback_ops);
1509 if (rec->capture_ops)
1510 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, rec->capture_ops);
1511
1512 pcm->private_data = chip;
1513 pcm->info_flags = 0;
1514 if (rec->suffix)
1515 sprintf(pcm->name, "%s - %s", chip->card->shortname, rec->suffix);
1516 else
1517 strcpy(pcm->name, chip->card->shortname);
1518 chip->pcm[device] = pcm;
1519
1520 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
1521 snd_dma_pci_data(chip->pci),
1522 rec->prealloc_size, rec->prealloc_max_size);
1523
1524 return 0;
1525 }
1526
1527 static struct ich_pcm_table intel_pcms[] __devinitdata = {
1528 {
1529 .playback_ops = &snd_intel8x0_playback_ops,
1530 .capture_ops = &snd_intel8x0_capture_ops,
1531 .prealloc_size = 64 * 1024,
1532 .prealloc_max_size = 128 * 1024,
1533 },
1534 {
1535 .suffix = "MIC ADC",
1536 .capture_ops = &snd_intel8x0_capture_mic_ops,
1537 .prealloc_size = 0,
1538 .prealloc_max_size = 128 * 1024,
1539 .ac97_idx = ICHD_MIC,
1540 },
1541 {
1542 .suffix = "MIC2 ADC",
1543 .capture_ops = &snd_intel8x0_capture_mic2_ops,
1544 .prealloc_size = 0,
1545 .prealloc_max_size = 128 * 1024,
1546 .ac97_idx = ICHD_MIC2,
1547 },
1548 {
1549 .suffix = "ADC2",
1550 .capture_ops = &snd_intel8x0_capture2_ops,
1551 .prealloc_size = 0,
1552 .prealloc_max_size = 128 * 1024,
1553 .ac97_idx = ICHD_PCM2IN,
1554 },
1555 {
1556 .suffix = "IEC958",
1557 .playback_ops = &snd_intel8x0_spdif_ops,
1558 .prealloc_size = 64 * 1024,
1559 .prealloc_max_size = 128 * 1024,
1560 .ac97_idx = ICHD_SPBAR,
1561 },
1562 };
1563
1564 static struct ich_pcm_table nforce_pcms[] __devinitdata = {
1565 {
1566 .playback_ops = &snd_intel8x0_playback_ops,
1567 .capture_ops = &snd_intel8x0_capture_ops,
1568 .prealloc_size = 64 * 1024,
1569 .prealloc_max_size = 128 * 1024,
1570 },
1571 {
1572 .suffix = "MIC ADC",
1573 .capture_ops = &snd_intel8x0_capture_mic_ops,
1574 .prealloc_size = 0,
1575 .prealloc_max_size = 128 * 1024,
1576 .ac97_idx = NVD_MIC,
1577 },
1578 {
1579 .suffix = "IEC958",
1580 .playback_ops = &snd_intel8x0_spdif_ops,
1581 .prealloc_size = 64 * 1024,
1582 .prealloc_max_size = 128 * 1024,
1583 .ac97_idx = NVD_SPBAR,
1584 },
1585 };
1586
1587 static struct ich_pcm_table ali_pcms[] __devinitdata = {
1588 {
1589 .playback_ops = &snd_intel8x0_ali_playback_ops,
1590 .capture_ops = &snd_intel8x0_ali_capture_ops,
1591 .prealloc_size = 64 * 1024,
1592 .prealloc_max_size = 128 * 1024,
1593 },
1594 {
1595 .suffix = "MIC ADC",
1596 .capture_ops = &snd_intel8x0_ali_capture_mic_ops,
1597 .prealloc_size = 0,
1598 .prealloc_max_size = 128 * 1024,
1599 .ac97_idx = ALID_MIC,
1600 },
1601 {
1602 .suffix = "IEC958",
1603 .playback_ops = &snd_intel8x0_ali_ac97spdifout_ops,
1604 /* .capture_ops = &snd_intel8x0_ali_spdifin_ops, */
1605 .prealloc_size = 64 * 1024,
1606 .prealloc_max_size = 128 * 1024,
1607 .ac97_idx = ALID_AC97SPDIFOUT,
1608 },
1609 #if 0 // NYI
1610 {
1611 .suffix = "HW IEC958",
1612 .playback_ops = &snd_intel8x0_ali_spdifout_ops,
1613 .prealloc_size = 64 * 1024,
1614 .prealloc_max_size = 128 * 1024,
1615 },
1616 #endif
1617 };
1618
1619 static int __devinit snd_intel8x0_pcm(struct intel8x0 *chip)
1620 {
1621 int i, tblsize, device, err;
1622 struct ich_pcm_table *tbl, *rec;
1623
1624 switch (chip->device_type) {
1625 case DEVICE_INTEL_ICH4:
1626 tbl = intel_pcms;
1627 tblsize = ARRAY_SIZE(intel_pcms);
1628 if (spdif_aclink)
1629 tblsize--;
1630 break;
1631 case DEVICE_NFORCE:
1632 tbl = nforce_pcms;
1633 tblsize = ARRAY_SIZE(nforce_pcms);
1634 if (spdif_aclink)
1635 tblsize--;
1636 break;
1637 case DEVICE_ALI:
1638 tbl = ali_pcms;
1639 tblsize = ARRAY_SIZE(ali_pcms);
1640 break;
1641 default:
1642 tbl = intel_pcms;
1643 tblsize = 2;
1644 break;
1645 }
1646
1647 device = 0;
1648 for (i = 0; i < tblsize; i++) {
1649 rec = tbl + i;
1650 if (i > 0 && rec->ac97_idx) {
1651 /* activate PCM only when associated AC'97 codec */
1652 if (! chip->ichd[rec->ac97_idx].pcm)
1653 continue;
1654 }
1655 err = snd_intel8x0_pcm1(chip, device, rec);
1656 if (err < 0)
1657 return err;
1658 device++;
1659 }
1660
1661 chip->pcm_devs = device;
1662 return 0;
1663 }
1664
1665
1666 /*
1667 * Mixer part
1668 */
1669
1670 static void snd_intel8x0_mixer_free_ac97_bus(struct snd_ac97_bus *bus)
1671 {
1672 struct intel8x0 *chip = bus->private_data;
1673 chip->ac97_bus = NULL;
1674 }
1675
1676 static void snd_intel8x0_mixer_free_ac97(struct snd_ac97 *ac97)
1677 {
1678 struct intel8x0 *chip = ac97->private_data;
1679 chip->ac97[ac97->num] = NULL;
1680 }
1681
1682 static struct ac97_pcm ac97_pcm_defs[] __devinitdata = {
1683 /* front PCM */
1684 {
1685 .exclusive = 1,
1686 .r = { {
1687 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1688 (1 << AC97_SLOT_PCM_RIGHT) |
1689 (1 << AC97_SLOT_PCM_CENTER) |
1690 (1 << AC97_SLOT_PCM_SLEFT) |
1691 (1 << AC97_SLOT_PCM_SRIGHT) |
1692 (1 << AC97_SLOT_LFE)
1693 },
1694 {
1695 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1696 (1 << AC97_SLOT_PCM_RIGHT) |
1697 (1 << AC97_SLOT_PCM_LEFT_0) |
1698 (1 << AC97_SLOT_PCM_RIGHT_0)
1699 }
1700 }
1701 },
1702 /* PCM IN #1 */
1703 {
1704 .stream = 1,
1705 .exclusive = 1,
1706 .r = { {
1707 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1708 (1 << AC97_SLOT_PCM_RIGHT)
1709 }
1710 }
1711 },
1712 /* MIC IN #1 */
1713 {
1714 .stream = 1,
1715 .exclusive = 1,
1716 .r = { {
1717 .slots = (1 << AC97_SLOT_MIC)
1718 }
1719 }
1720 },
1721 /* S/PDIF PCM */
1722 {
1723 .exclusive = 1,
1724 .spdif = 1,
1725 .r = { {
1726 .slots = (1 << AC97_SLOT_SPDIF_LEFT2) |
1727 (1 << AC97_SLOT_SPDIF_RIGHT2)
1728 }
1729 }
1730 },
1731 /* PCM IN #2 */
1732 {
1733 .stream = 1,
1734 .exclusive = 1,
1735 .r = { {
1736 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1737 (1 << AC97_SLOT_PCM_RIGHT)
1738 }
1739 }
1740 },
1741 /* MIC IN #2 */
1742 {
1743 .stream = 1,
1744 .exclusive = 1,
1745 .r = { {
1746 .slots = (1 << AC97_SLOT_MIC)
1747 }
1748 }
1749 },
1750 };
1751
1752 static struct ac97_quirk ac97_quirks[] __devinitdata = {
1753 {
1754 .subvendor = 0x0e11,
1755 .subdevice = 0x000e,
1756 .name = "Compaq Deskpro EN", /* AD1885 */
1757 .type = AC97_TUNE_HP_ONLY
1758 },
1759 {
1760 .subvendor = 0x0e11,
1761 .subdevice = 0x008a,
1762 .name = "Compaq Evo W4000", /* AD1885 */
1763 .type = AC97_TUNE_HP_ONLY
1764 },
1765 {
1766 .subvendor = 0x0e11,
1767 .subdevice = 0x00b8,
1768 .name = "Compaq Evo D510C",
1769 .type = AC97_TUNE_HP_ONLY
1770 },
1771 {
1772 .subvendor = 0x0e11,
1773 .subdevice = 0x0860,
1774 .name = "HP/Compaq nx7010",
1775 .type = AC97_TUNE_MUTE_LED
1776 },
1777 {
1778 .subvendor = 0x1014,
1779 .subdevice = 0x1f00,
1780 .name = "MS-9128",
1781 .type = AC97_TUNE_ALC_JACK
1782 },
1783 {
1784 .subvendor = 0x1014,
1785 .subdevice = 0x0267,
1786 .name = "IBM NetVista A30p", /* AD1981B */
1787 .type = AC97_TUNE_HP_ONLY
1788 },
1789 {
1790 .subvendor = 0x1025,
1791 .subdevice = 0x0082,
1792 .name = "Acer Travelmate 2310",
1793 .type = AC97_TUNE_HP_ONLY
1794 },
1795 {
1796 .subvendor = 0x1025,
1797 .subdevice = 0x0083,
1798 .name = "Acer Aspire 3003LCi",
1799 .type = AC97_TUNE_HP_ONLY
1800 },
1801 {
1802 .subvendor = 0x1028,
1803 .subdevice = 0x00d8,
1804 .name = "Dell Precision 530", /* AD1885 */
1805 .type = AC97_TUNE_HP_ONLY
1806 },
1807 {
1808 .subvendor = 0x1028,
1809 .subdevice = 0x010d,
1810 .name = "Dell", /* which model? AD1885 */
1811 .type = AC97_TUNE_HP_ONLY
1812 },
1813 {
1814 .subvendor = 0x1028,
1815 .subdevice = 0x0126,
1816 .name = "Dell Optiplex GX260", /* AD1981A */
1817 .type = AC97_TUNE_HP_ONLY
1818 },
1819 {
1820 .subvendor = 0x1028,
1821 .subdevice = 0x012c,
1822 .name = "Dell Precision 650", /* AD1981A */
1823 .type = AC97_TUNE_HP_ONLY
1824 },
1825 {
1826 .subvendor = 0x1028,
1827 .subdevice = 0x012d,
1828 .name = "Dell Precision 450", /* AD1981B*/
1829 .type = AC97_TUNE_HP_ONLY
1830 },
1831 {
1832 .subvendor = 0x1028,
1833 .subdevice = 0x0147,
1834 .name = "Dell", /* which model? AD1981B*/
1835 .type = AC97_TUNE_HP_ONLY
1836 },
1837 {
1838 .subvendor = 0x1028,
1839 .subdevice = 0x0151,
1840 .name = "Dell Optiplex GX270", /* AD1981B */
1841 .type = AC97_TUNE_HP_ONLY
1842 },
1843 {
1844 .subvendor = 0x1028,
1845 .subdevice = 0x014e,
1846 .name = "Dell D800", /* STAC9750/51 */
1847 .type = AC97_TUNE_HP_ONLY
1848 },
1849 {
1850 .subvendor = 0x1028,
1851 .subdevice = 0x0163,
1852 .name = "Dell Unknown", /* STAC9750/51 */
1853 .type = AC97_TUNE_HP_ONLY
1854 },
1855 {
1856 .subvendor = 0x1028,
1857 .subdevice = 0x016a,
1858 .name = "Dell Inspiron 8600", /* STAC9750/51 */
1859 .type = AC97_TUNE_HP_ONLY
1860 },
1861 {
1862 .subvendor = 0x1028,
1863 .subdevice = 0x0186,
1864 .name = "Dell Latitude D810", /* cf. Malone #41015 */
1865 .type = AC97_TUNE_HP_MUTE_LED
1866 },
1867 {
1868 .subvendor = 0x1028,
1869 .subdevice = 0x0188,
1870 .name = "Dell Inspiron 6000",
1871 .type = AC97_TUNE_HP_MUTE_LED /* cf. Malone #41015 */
1872 },
1873 {
1874 .subvendor = 0x1028,
1875 .subdevice = 0x0191,
1876 .name = "Dell Inspiron 8600",
1877 .type = AC97_TUNE_HP_ONLY
1878 },
1879 {
1880 .subvendor = 0x103c,
1881 .subdevice = 0x006d,
1882 .name = "HP zv5000",
1883 .type = AC97_TUNE_MUTE_LED /*AD1981B*/
1884 },
1885 { /* FIXME: which codec? */
1886 .subvendor = 0x103c,
1887 .subdevice = 0x00c3,
1888 .name = "HP xw6000",
1889 .type = AC97_TUNE_HP_ONLY
1890 },
1891 {
1892 .subvendor = 0x103c,
1893 .subdevice = 0x088c,
1894 .name = "HP nc8000",
1895 .type = AC97_TUNE_HP_MUTE_LED
1896 },
1897 {
1898 .subvendor = 0x103c,
1899 .subdevice = 0x0890,
1900 .name = "HP nc6000",
1901 .type = AC97_TUNE_MUTE_LED
1902 },
1903 {
1904 .subvendor = 0x103c,
1905 .subdevice = 0x129d,
1906 .name = "HP xw8000",
1907 .type = AC97_TUNE_HP_ONLY
1908 },
1909 {
1910 .subvendor = 0x103c,
1911 .subdevice = 0x0938,
1912 .name = "HP nc4200",
1913 .type = AC97_TUNE_HP_MUTE_LED
1914 },
1915 {
1916 .subvendor = 0x103c,
1917 .subdevice = 0x099c,
1918 .name = "HP nx6110/nc6120",
1919 .type = AC97_TUNE_HP_MUTE_LED
1920 },
1921 {
1922 .subvendor = 0x103c,
1923 .subdevice = 0x0944,
1924 .name = "HP nc6220",
1925 .type = AC97_TUNE_HP_MUTE_LED
1926 },
1927 {
1928 .subvendor = 0x103c,
1929 .subdevice = 0x0934,
1930 .name = "HP nc8220",
1931 .type = AC97_TUNE_HP_MUTE_LED
1932 },
1933 {
1934 .subvendor = 0x103c,
1935 .subdevice = 0x12f1,
1936 .name = "HP xw8200", /* AD1981B*/
1937 .type = AC97_TUNE_HP_ONLY
1938 },
1939 {
1940 .subvendor = 0x103c,
1941 .subdevice = 0x12f2,
1942 .name = "HP xw6200",
1943 .type = AC97_TUNE_HP_ONLY
1944 },
1945 {
1946 .subvendor = 0x103c,
1947 .subdevice = 0x3008,
1948 .name = "HP xw4200", /* AD1981B*/
1949 .type = AC97_TUNE_HP_ONLY
1950 },
1951 {
1952 .subvendor = 0x104d,
1953 .subdevice = 0x8197,
1954 .name = "Sony S1XP",
1955 .type = AC97_TUNE_INV_EAPD
1956 },
1957 {
1958 .subvendor = 0x1043,
1959 .subdevice = 0x80f3,
1960 .name = "ASUS ICH5/AD1985",
1961 .type = AC97_TUNE_AD_SHARING
1962 },
1963 {
1964 .subvendor = 0x10cf,
1965 .subdevice = 0x11c3,
1966 .name = "Fujitsu-Siemens E4010",
1967 .type = AC97_TUNE_HP_ONLY
1968 },
1969 {
1970 .subvendor = 0x10cf,
1971 .subdevice = 0x1225,
1972 .name = "Fujitsu-Siemens T3010",
1973 .type = AC97_TUNE_HP_ONLY
1974 },
1975 {
1976 .subvendor = 0x10cf,
1977 .subdevice = 0x1253,
1978 .name = "Fujitsu S6210", /* STAC9750/51 */
1979 .type = AC97_TUNE_HP_ONLY
1980 },
1981 {
1982 .subvendor = 0x10cf,
1983 .subdevice = 0x127d,
1984 .name = "Fujitsu Lifebook P7010",
1985 .type = AC97_TUNE_HP_ONLY
1986 },
1987 {
1988 .subvendor = 0x10cf,
1989 .subdevice = 0x127e,
1990 .name = "Fujitsu Lifebook C1211D",
1991 .type = AC97_TUNE_HP_ONLY
1992 },
1993 {
1994 .subvendor = 0x10cf,
1995 .subdevice = 0x12ec,
1996 .name = "Fujitsu-Siemens 4010",
1997 .type = AC97_TUNE_HP_ONLY
1998 },
1999 {
2000 .subvendor = 0x10cf,
2001 .subdevice = 0x12f2,
2002 .name = "Fujitsu-Siemens Celsius H320",
2003 .type = AC97_TUNE_SWAP_HP
2004 },
2005 {
2006 .subvendor = 0x10f1,
2007 .subdevice = 0x2665,
2008 .name = "Fujitsu-Siemens Celsius", /* AD1981? */
2009 .type = AC97_TUNE_HP_ONLY
2010 },
2011 {
2012 .subvendor = 0x10f1,
2013 .subdevice = 0x2885,
2014 .name = "AMD64 Mobo", /* ALC650 */
2015 .type = AC97_TUNE_HP_ONLY
2016 },
2017 {
2018 .subvendor = 0x10f1,
2019 .subdevice = 0x2895,
2020 .name = "Tyan Thunder K8WE",
2021 .type = AC97_TUNE_HP_ONLY
2022 },
2023 {
2024 .subvendor = 0x10f7,
2025 .subdevice = 0x834c,
2026 .name = "Panasonic CF-R4",
2027 .type = AC97_TUNE_HP_ONLY,
2028 },
2029 {
2030 .subvendor = 0x110a,
2031 .subdevice = 0x0056,
2032 .name = "Fujitsu-Siemens Scenic", /* AD1981? */
2033 .type = AC97_TUNE_HP_ONLY
2034 },
2035 {
2036 .subvendor = 0x11d4,
2037 .subdevice = 0x5375,
2038 .name = "ADI AD1985 (discrete)",
2039 .type = AC97_TUNE_HP_ONLY
2040 },
2041 {
2042 .subvendor = 0x1462,
2043 .subdevice = 0x5470,
2044 .name = "MSI P4 ATX 645 Ultra",
2045 .type = AC97_TUNE_HP_ONLY
2046 },
2047 {
2048 .subvendor = 0x1734,
2049 .subdevice = 0x0088,
2050 .name = "Fujitsu-Siemens D1522", /* AD1981 */
2051 .type = AC97_TUNE_HP_ONLY
2052 },
2053 {
2054 .subvendor = 0x8086,
2055 .subdevice = 0x2000,
2056 .mask = 0xfff0,
2057 .name = "Intel ICH5/AD1985",
2058 .type = AC97_TUNE_AD_SHARING
2059 },
2060 {
2061 .subvendor = 0x8086,
2062 .subdevice = 0x4000,
2063 .mask = 0xfff0,
2064 .name = "Intel ICH5/AD1985",
2065 .type = AC97_TUNE_AD_SHARING
2066 },
2067 {
2068 .subvendor = 0x8086,
2069 .subdevice = 0x4856,
2070 .name = "Intel D845WN (82801BA)",
2071 .type = AC97_TUNE_SWAP_HP
2072 },
2073 {
2074 .subvendor = 0x8086,
2075 .subdevice = 0x4d44,
2076 .name = "Intel D850EMV2", /* AD1885 */
2077 .type = AC97_TUNE_HP_ONLY
2078 },
2079 {
2080 .subvendor = 0x8086,
2081 .subdevice = 0x4d56,
2082 .name = "Intel ICH/AD1885",
2083 .type = AC97_TUNE_HP_ONLY
2084 },
2085 {
2086 .subvendor = 0x8086,
2087 .subdevice = 0x6000,
2088 .mask = 0xfff0,
2089 .name = "Intel ICH5/AD1985",
2090 .type = AC97_TUNE_AD_SHARING
2091 },
2092 {
2093 .subvendor = 0x8086,
2094 .subdevice = 0xe000,
2095 .mask = 0xfff0,
2096 .name = "Intel ICH5/AD1985",
2097 .type = AC97_TUNE_AD_SHARING
2098 },
2099 #if 0 /* FIXME: this seems wrong on most boards */
2100 {
2101 .subvendor = 0x8086,
2102 .subdevice = 0xa000,
2103 .mask = 0xfff0,
2104 .name = "Intel ICH5/AD1985",
2105 .type = AC97_TUNE_HP_ONLY
2106 },
2107 #endif
2108 { } /* terminator */
2109 };
2110
2111 static int __devinit snd_intel8x0_mixer(struct intel8x0 *chip, int ac97_clock,
2112 const char *quirk_override)
2113 {
2114 struct snd_ac97_bus *pbus;
2115 struct snd_ac97_template ac97;
2116 int err;
2117 unsigned int i, codecs;
2118 unsigned int glob_sta = 0;
2119 struct snd_ac97_bus_ops *ops;
2120 static struct snd_ac97_bus_ops standard_bus_ops = {
2121 .write = snd_intel8x0_codec_write,
2122 .read = snd_intel8x0_codec_read,
2123 };
2124 static struct snd_ac97_bus_ops ali_bus_ops = {
2125 .write = snd_intel8x0_ali_codec_write,
2126 .read = snd_intel8x0_ali_codec_read,
2127 };
2128
2129 chip->spdif_idx = -1; /* use PCMOUT (or disabled) */
2130 if (!spdif_aclink) {
2131 switch (chip->device_type) {
2132 case DEVICE_NFORCE:
2133 chip->spdif_idx = NVD_SPBAR;
2134 break;
2135 case DEVICE_ALI:
2136 chip->spdif_idx = ALID_AC97SPDIFOUT;
2137 break;
2138 case DEVICE_INTEL_ICH4:
2139 chip->spdif_idx = ICHD_SPBAR;
2140 break;
2141 };
2142 }
2143
2144 chip->in_ac97_init = 1;
2145
2146 memset(&ac97, 0, sizeof(ac97));
2147 ac97.private_data = chip;
2148 ac97.private_free = snd_intel8x0_mixer_free_ac97;
2149 ac97.scaps = AC97_SCAP_SKIP_MODEM | AC97_SCAP_POWER_SAVE;
2150 if (chip->xbox)
2151 ac97.scaps |= AC97_SCAP_DETECT_BY_VENDOR;
2152 if (chip->device_type != DEVICE_ALI) {
2153 glob_sta = igetdword(chip, ICHREG(GLOB_STA));
2154 ops = &standard_bus_ops;
2155 chip->in_sdin_init = 1;
2156 codecs = 0;
2157 for (i = 0; i < chip->max_codecs; i++) {
2158 if (! (glob_sta & chip->codec_bit[i]))
2159 continue;
2160 if (chip->device_type == DEVICE_INTEL_ICH4) {
2161 snd_intel8x0_codec_read_test(chip, codecs);
2162 chip->ac97_sdin[codecs] =
2163 igetbyte(chip, ICHREG(SDM)) & ICH_LDI_MASK;
2164 if (snd_BUG_ON(chip->ac97_sdin[codecs] >= 3))
2165 chip->ac97_sdin[codecs] = 0;
2166 } else
2167 chip->ac97_sdin[codecs] = i;
2168 codecs++;
2169 }
2170 chip->in_sdin_init = 0;
2171 if (! codecs)
2172 codecs = 1;
2173 } else {
2174 ops = &ali_bus_ops;
2175 codecs = 1;
2176 /* detect the secondary codec */
2177 for (i = 0; i < 100; i++) {
2178 unsigned int reg = igetdword(chip, ICHREG(ALI_RTSR));
2179 if (reg & 0x40) {
2180 codecs = 2;
2181 break;
2182 }
2183 iputdword(chip, ICHREG(ALI_RTSR), reg | 0x40);
2184 udelay(1);
2185 }
2186 }
2187 if ((err = snd_ac97_bus(chip->card, 0, ops, chip, &pbus)) < 0)
2188 goto __err;
2189 pbus->private_free = snd_intel8x0_mixer_free_ac97_bus;
2190 if (ac97_clock >= 8000 && ac97_clock <= 48000)
2191 pbus->clock = ac97_clock;
2192 /* FIXME: my test board doesn't work well with VRA... */
2193 if (chip->device_type == DEVICE_ALI)
2194 pbus->no_vra = 1;
2195 else
2196 pbus->dra = 1;
2197 chip->ac97_bus = pbus;
2198 chip->ncodecs = codecs;
2199
2200 ac97.pci = chip->pci;
2201 for (i = 0; i < codecs; i++) {
2202 ac97.num = i;
2203 if ((err = snd_ac97_mixer(pbus, &ac97, &chip->ac97[i])) < 0) {
2204 if (err != -EACCES)
2205 snd_printk(KERN_ERR "Unable to initialize codec #%d\n", i);
2206 if (i == 0)
2207 goto __err;
2208 }
2209 }
2210 /* tune up the primary codec */
2211 snd_ac97_tune_hardware(chip->ac97[0], ac97_quirks, quirk_override);
2212 /* enable separate SDINs for ICH4 */
2213 if (chip->device_type == DEVICE_INTEL_ICH4)
2214 pbus->isdin = 1;
2215 /* find the available PCM streams */
2216 i = ARRAY_SIZE(ac97_pcm_defs);
2217 if (chip->device_type != DEVICE_INTEL_ICH4)
2218 i -= 2; /* do not allocate PCM2IN and MIC2 */
2219 if (chip->spdif_idx < 0)
2220 i--; /* do not allocate S/PDIF */
2221 err = snd_ac97_pcm_assign(pbus, i, ac97_pcm_defs);
2222 if (err < 0)
2223 goto __err;
2224 chip->ichd[ICHD_PCMOUT].pcm = &pbus->pcms[0];
2225 chip->ichd[ICHD_PCMIN].pcm = &pbus->pcms[1];
2226 chip->ichd[ICHD_MIC].pcm = &pbus->pcms[2];
2227 if (chip->spdif_idx >= 0)
2228 chip->ichd[chip->spdif_idx].pcm = &pbus->pcms[3];
2229 if (chip->device_type == DEVICE_INTEL_ICH4) {
2230 chip->ichd[ICHD_PCM2IN].pcm = &pbus->pcms[4];
2231 chip->ichd[ICHD_MIC2].pcm = &pbus->pcms[5];
2232 }
2233 /* enable separate SDINs for ICH4 */
2234 if (chip->device_type == DEVICE_INTEL_ICH4) {
2235 struct ac97_pcm *pcm = chip->ichd[ICHD_PCM2IN].pcm;
2236 u8 tmp = igetbyte(chip, ICHREG(SDM));
2237 tmp &= ~(ICH_DI2L_MASK|ICH_DI1L_MASK);
2238 if (pcm) {
2239 tmp |= ICH_SE; /* steer enable for multiple SDINs */
2240 tmp |= chip->ac97_sdin[0] << ICH_DI1L_SHIFT;
2241 for (i = 1; i < 4; i++) {
2242 if (pcm->r[0].codec[i]) {
2243 tmp |= chip->ac97_sdin[pcm->r[0].codec[1]->num] << ICH_DI2L_SHIFT;
2244 break;
2245 }
2246 }
2247 } else {
2248 tmp &= ~ICH_SE; /* steer disable */
2249 }
2250 iputbyte(chip, ICHREG(SDM), tmp);
2251 }
2252 if (pbus->pcms[0].r[0].slots & (1 << AC97_SLOT_PCM_SLEFT)) {
2253 chip->multi4 = 1;
2254 if (pbus->pcms[0].r[0].slots & (1 << AC97_SLOT_LFE)) {
2255 chip->multi6 = 1;
2256 if (chip->ac97[0]->flags & AC97_HAS_8CH)
2257 chip->multi8 = 1;
2258 }
2259 }
2260 if (pbus->pcms[0].r[1].rslots[0]) {
2261 chip->dra = 1;
2262 }
2263 if (chip->device_type == DEVICE_INTEL_ICH4) {
2264 if ((igetdword(chip, ICHREG(GLOB_STA)) & ICH_SAMPLE_CAP) == ICH_SAMPLE_16_20)
2265 chip->smp20bit = 1;
2266 }
2267 if (chip->device_type == DEVICE_NFORCE && !spdif_aclink) {
2268 /* 48kHz only */
2269 chip->ichd[chip->spdif_idx].pcm->rates = SNDRV_PCM_RATE_48000;
2270 }
2271 if (chip->device_type == DEVICE_INTEL_ICH4 && !spdif_aclink) {
2272 /* use slot 10/11 for SPDIF */
2273 u32 val;
2274 val = igetdword(chip, ICHREG(GLOB_CNT)) & ~ICH_PCM_SPDIF_MASK;
2275 val |= ICH_PCM_SPDIF_1011;
2276 iputdword(chip, ICHREG(GLOB_CNT), val);
2277 snd_ac97_update_bits(chip->ac97[0], AC97_EXTENDED_STATUS, 0x03 << 4, 0x03 << 4);
2278 }
2279 chip->in_ac97_init = 0;
2280 return 0;
2281
2282 __err:
2283 /* clear the cold-reset bit for the next chance */
2284 if (chip->device_type != DEVICE_ALI)
2285 iputdword(chip, ICHREG(GLOB_CNT),
2286 igetdword(chip, ICHREG(GLOB_CNT)) & ~ICH_AC97COLD);
2287 return err;
2288 }
2289
2290
2291 /*
2292 *
2293 */
2294
2295 static void do_ali_reset(struct intel8x0 *chip)
2296 {
2297 iputdword(chip, ICHREG(ALI_SCR), ICH_ALI_SC_RESET);
2298 iputdword(chip, ICHREG(ALI_FIFOCR1), 0x83838383);
2299 iputdword(chip, ICHREG(ALI_FIFOCR2), 0x83838383);
2300 iputdword(chip, ICHREG(ALI_FIFOCR3), 0x83838383);
2301 iputdword(chip, ICHREG(ALI_INTERFACECR),
2302 ICH_ALI_IF_PI|ICH_ALI_IF_PO);
2303 iputdword(chip, ICHREG(ALI_INTERRUPTCR), 0x00000000);
2304 iputdword(chip, ICHREG(ALI_INTERRUPTSR), 0x00000000);
2305 }
2306
2307 #ifdef CONFIG_SND_AC97_POWER_SAVE
2308 static struct snd_pci_quirk ich_chip_reset_mode[] = {
2309 SND_PCI_QUIRK(0x1014, 0x051f, "Thinkpad R32", 1),
2310 { } /* end */
2311 };
2312
2313 static int snd_intel8x0_ich_chip_cold_reset(struct intel8x0 *chip)
2314 {
2315 unsigned int cnt;
2316 /* ACLink on, 2 channels */
2317
2318 if (snd_pci_quirk_lookup(chip->pci, ich_chip_reset_mode))
2319 return -EIO;
2320
2321 cnt = igetdword(chip, ICHREG(GLOB_CNT));
2322 cnt &= ~(ICH_ACLINK | ICH_PCM_246_MASK);
2323
2324 /* do cold reset - the full ac97 powerdown may leave the controller
2325 * in a warm state but actually it cannot communicate with the codec.
2326 */
2327 iputdword(chip, ICHREG(GLOB_CNT), cnt & ~ICH_AC97COLD);
2328 cnt = igetdword(chip, ICHREG(GLOB_CNT));
2329 udelay(10);
2330 iputdword(chip, ICHREG(GLOB_CNT), cnt | ICH_AC97COLD);
2331 msleep(1);
2332 return 0;
2333 }
2334 #define snd_intel8x0_ich_chip_can_cold_reset(chip) \
2335 (!snd_pci_quirk_lookup(chip->pci, ich_chip_reset_mode))
2336 #else
2337 #define snd_intel8x0_ich_chip_cold_reset(chip) 0
2338 #define snd_intel8x0_ich_chip_can_cold_reset(chip) (0)
2339 #endif
2340
2341 static int snd_intel8x0_ich_chip_reset(struct intel8x0 *chip)
2342 {
2343 unsigned long end_time;
2344 unsigned int cnt;
2345 /* ACLink on, 2 channels */
2346 cnt = igetdword(chip, ICHREG(GLOB_CNT));
2347 cnt &= ~(ICH_ACLINK | ICH_PCM_246_MASK);
2348 /* finish cold or do warm reset */
2349 cnt |= (cnt & ICH_AC97COLD) == 0 ? ICH_AC97COLD : ICH_AC97WARM;
2350 iputdword(chip, ICHREG(GLOB_CNT), cnt);
2351 end_time = (jiffies + (HZ / 4)) + 1;
2352 do {
2353 if ((igetdword(chip, ICHREG(GLOB_CNT)) & ICH_AC97WARM) == 0)
2354 return 0;
2355 schedule_timeout_uninterruptible(1);
2356 } while (time_after_eq(end_time, jiffies));
2357 snd_printk(KERN_ERR "AC'97 warm reset still in progress? [0x%x]\n",
2358 igetdword(chip, ICHREG(GLOB_CNT)));
2359 return -EIO;
2360 }
2361
2362 static int snd_intel8x0_ich_chip_init(struct intel8x0 *chip, int probing)
2363 {
2364 unsigned long end_time;
2365 unsigned int status, nstatus;
2366 unsigned int cnt;
2367 int err;
2368
2369 /* put logic to right state */
2370 /* first clear status bits */
2371 status = ICH_RCS | ICH_MCINT | ICH_POINT | ICH_PIINT;
2372 if (chip->device_type == DEVICE_NFORCE)
2373 status |= ICH_NVSPINT;
2374 cnt = igetdword(chip, ICHREG(GLOB_STA));
2375 iputdword(chip, ICHREG(GLOB_STA), cnt & status);
2376
2377 if (snd_intel8x0_ich_chip_can_cold_reset(chip))
2378 err = snd_intel8x0_ich_chip_cold_reset(chip);
2379 else
2380 err = snd_intel8x0_ich_chip_reset(chip);
2381 if (err < 0)
2382 return err;
2383
2384 if (probing) {
2385 /* wait for any codec ready status.
2386 * Once it becomes ready it should remain ready
2387 * as long as we do not disable the ac97 link.
2388 */
2389 end_time = jiffies + HZ;
2390 do {
2391 status = igetdword(chip, ICHREG(GLOB_STA)) &
2392 chip->codec_isr_bits;
2393 if (status)
2394 break;
2395 schedule_timeout_uninterruptible(1);
2396 } while (time_after_eq(end_time, jiffies));
2397 if (! status) {
2398 /* no codec is found */
2399 snd_printk(KERN_ERR "codec_ready: codec is not ready [0x%x]\n",
2400 igetdword(chip, ICHREG(GLOB_STA)));
2401 return -EIO;
2402 }
2403
2404 /* wait for other codecs ready status. */
2405 end_time = jiffies + HZ / 4;
2406 while (status != chip->codec_isr_bits &&
2407 time_after_eq(end_time, jiffies)) {
2408 schedule_timeout_uninterruptible(1);
2409 status |= igetdword(chip, ICHREG(GLOB_STA)) &
2410 chip->codec_isr_bits;
2411 }
2412
2413 } else {
2414 /* resume phase */
2415 int i;
2416 status = 0;
2417 for (i = 0; i < chip->ncodecs; i++)
2418 if (chip->ac97[i])
2419 status |= chip->codec_bit[chip->ac97_sdin[i]];
2420 /* wait until all the probed codecs are ready */
2421 end_time = jiffies + HZ;
2422 do {
2423 nstatus = igetdword(chip, ICHREG(GLOB_STA)) &
2424 chip->codec_isr_bits;
2425 if (status == nstatus)
2426 break;
2427 schedule_timeout_uninterruptible(1);
2428 } while (time_after_eq(end_time, jiffies));
2429 }
2430
2431 if (chip->device_type == DEVICE_SIS) {
2432 /* unmute the output on SIS7012 */
2433 iputword(chip, 0x4c, igetword(chip, 0x4c) | 1);
2434 }
2435 if (chip->device_type == DEVICE_NFORCE && !spdif_aclink) {
2436 /* enable SPDIF interrupt */
2437 unsigned int val;
2438 pci_read_config_dword(chip->pci, 0x4c, &val);
2439 val |= 0x1000000;
2440 pci_write_config_dword(chip->pci, 0x4c, val);
2441 }
2442 return 0;
2443 }
2444
2445 static int snd_intel8x0_ali_chip_init(struct intel8x0 *chip, int probing)
2446 {
2447 u32 reg;
2448 int i = 0;
2449
2450 reg = igetdword(chip, ICHREG(ALI_SCR));
2451 if ((reg & 2) == 0) /* Cold required */
2452 reg |= 2;
2453 else
2454 reg |= 1; /* Warm */
2455 reg &= ~0x80000000; /* ACLink on */
2456 iputdword(chip, ICHREG(ALI_SCR), reg);
2457
2458 for (i = 0; i < HZ / 2; i++) {
2459 if (! (igetdword(chip, ICHREG(ALI_INTERRUPTSR)) & ALI_INT_GPIO))
2460 goto __ok;
2461 schedule_timeout_uninterruptible(1);
2462 }
2463 snd_printk(KERN_ERR "AC'97 reset failed.\n");
2464 if (probing)
2465 return -EIO;
2466
2467 __ok:
2468 for (i = 0; i < HZ / 2; i++) {
2469 reg = igetdword(chip, ICHREG(ALI_RTSR));
2470 if (reg & 0x80) /* primary codec */
2471 break;
2472 iputdword(chip, ICHREG(ALI_RTSR), reg | 0x80);
2473 schedule_timeout_uninterruptible(1);
2474 }
2475
2476 do_ali_reset(chip);
2477 return 0;
2478 }
2479
2480 static int snd_intel8x0_chip_init(struct intel8x0 *chip, int probing)
2481 {
2482 unsigned int i, timeout;
2483 int err;
2484
2485 if (chip->device_type != DEVICE_ALI) {
2486 if ((err = snd_intel8x0_ich_chip_init(chip, probing)) < 0)
2487 return err;
2488 iagetword(chip, 0); /* clear semaphore flag */
2489 } else {
2490 if ((err = snd_intel8x0_ali_chip_init(chip, probing)) < 0)
2491 return err;
2492 }
2493
2494 /* disable interrupts */
2495 for (i = 0; i < chip->bdbars_count; i++)
2496 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, 0x00);
2497 /* reset channels */
2498 for (i = 0; i < chip->bdbars_count; i++)
2499 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, ICH_RESETREGS);
2500 for (i = 0; i < chip->bdbars_count; i++) {
2501 timeout = 100000;
2502 while (--timeout != 0) {
2503 if ((igetbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset) & ICH_RESETREGS) == 0)
2504 break;
2505 }
2506 if (timeout == 0)
2507 printk(KERN_ERR "intel8x0: reset of registers failed?\n");
2508 }
2509 /* initialize Buffer Descriptor Lists */
2510 for (i = 0; i < chip->bdbars_count; i++)
2511 iputdword(chip, ICH_REG_OFF_BDBAR + chip->ichd[i].reg_offset,
2512 chip->ichd[i].bdbar_addr);
2513 return 0;
2514 }
2515
2516 static int snd_intel8x0_free(struct intel8x0 *chip)
2517 {
2518 unsigned int i;
2519
2520 if (chip->irq < 0)
2521 goto __hw_end;
2522 /* disable interrupts */
2523 for (i = 0; i < chip->bdbars_count; i++)
2524 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, 0x00);
2525 /* reset channels */
2526 for (i = 0; i < chip->bdbars_count; i++)
2527 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, ICH_RESETREGS);
2528 if (chip->device_type == DEVICE_NFORCE && !spdif_aclink) {
2529 /* stop the spdif interrupt */
2530 unsigned int val;
2531 pci_read_config_dword(chip->pci, 0x4c, &val);
2532 val &= ~0x1000000;
2533 pci_write_config_dword(chip->pci, 0x4c, val);
2534 }
2535 /* --- */
2536
2537 __hw_end:
2538 if (chip->irq >= 0)
2539 free_irq(chip->irq, chip);
2540 if (chip->bdbars.area) {
2541 if (chip->fix_nocache)
2542 fill_nocache(chip->bdbars.area, chip->bdbars.bytes, 0);
2543 snd_dma_free_pages(&chip->bdbars);
2544 }
2545 if (chip->addr)
2546 pci_iounmap(chip->pci, chip->addr);
2547 if (chip->bmaddr)
2548 pci_iounmap(chip->pci, chip->bmaddr);
2549 pci_release_regions(chip->pci);
2550 pci_disable_device(chip->pci);
2551 kfree(chip);
2552 return 0;
2553 }
2554
2555 #ifdef CONFIG_PM
2556 /*
2557 * power management
2558 */
2559 static int intel8x0_suspend(struct pci_dev *pci, pm_message_t state)
2560 {
2561 struct snd_card *card = pci_get_drvdata(pci);
2562 struct intel8x0 *chip = card->private_data;
2563 int i;
2564
2565 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
2566 for (i = 0; i < chip->pcm_devs; i++)
2567 snd_pcm_suspend_all(chip->pcm[i]);
2568 /* clear nocache */
2569 if (chip->fix_nocache) {
2570 for (i = 0; i < chip->bdbars_count; i++) {
2571 struct ichdev *ichdev = &chip->ichd[i];
2572 if (ichdev->substream && ichdev->page_attr_changed) {
2573 struct snd_pcm_runtime *runtime = ichdev->substream->runtime;
2574 if (runtime->dma_area)
2575 fill_nocache(runtime->dma_area, runtime->dma_bytes, 0);
2576 }
2577 }
2578 }
2579 for (i = 0; i < chip->ncodecs; i++)
2580 snd_ac97_suspend(chip->ac97[i]);
2581 if (chip->device_type == DEVICE_INTEL_ICH4)
2582 chip->sdm_saved = igetbyte(chip, ICHREG(SDM));
2583
2584 if (chip->irq >= 0) {
2585 free_irq(chip->irq, chip);
2586 chip->irq = -1;
2587 }
2588 pci_disable_device(pci);
2589 pci_save_state(pci);
2590 /* The call below may disable built-in speaker on some laptops
2591 * after S2RAM. So, don't touch it.
2592 */
2593 /* pci_set_power_state(pci, pci_choose_state(pci, state)); */
2594 return 0;
2595 }
2596
2597 static int intel8x0_resume(struct pci_dev *pci)
2598 {
2599 struct snd_card *card = pci_get_drvdata(pci);
2600 struct intel8x0 *chip = card->private_data;
2601 int i;
2602
2603 pci_set_power_state(pci, PCI_D0);
2604 pci_restore_state(pci);
2605 if (pci_enable_device(pci) < 0) {
2606 printk(KERN_ERR "intel8x0: pci_enable_device failed, "
2607 "disabling device\n");
2608 snd_card_disconnect(card);
2609 return -EIO;
2610 }
2611 pci_set_master(pci);
2612 snd_intel8x0_chip_init(chip, 0);
2613 if (request_irq(pci->irq, snd_intel8x0_interrupt,
2614 IRQF_SHARED, card->shortname, chip)) {
2615 printk(KERN_ERR "intel8x0: unable to grab IRQ %d, "
2616 "disabling device\n", pci->irq);
2617 snd_card_disconnect(card);
2618 return -EIO;
2619 }
2620 chip->irq = pci->irq;
2621 synchronize_irq(chip->irq);
2622
2623 /* re-initialize mixer stuff */
2624 if (chip->device_type == DEVICE_INTEL_ICH4 && !spdif_aclink) {
2625 /* enable separate SDINs for ICH4 */
2626 iputbyte(chip, ICHREG(SDM), chip->sdm_saved);
2627 /* use slot 10/11 for SPDIF */
2628 iputdword(chip, ICHREG(GLOB_CNT),
2629 (igetdword(chip, ICHREG(GLOB_CNT)) & ~ICH_PCM_SPDIF_MASK) |
2630 ICH_PCM_SPDIF_1011);
2631 }
2632
2633 /* refill nocache */
2634 if (chip->fix_nocache)
2635 fill_nocache(chip->bdbars.area, chip->bdbars.bytes, 1);
2636
2637 for (i = 0; i < chip->ncodecs; i++)
2638 snd_ac97_resume(chip->ac97[i]);
2639
2640 /* refill nocache */
2641 if (chip->fix_nocache) {
2642 for (i = 0; i < chip->bdbars_count; i++) {
2643 struct ichdev *ichdev = &chip->ichd[i];
2644 if (ichdev->substream && ichdev->page_attr_changed) {
2645 struct snd_pcm_runtime *runtime = ichdev->substream->runtime;
2646 if (runtime->dma_area)
2647 fill_nocache(runtime->dma_area, runtime->dma_bytes, 1);
2648 }
2649 }
2650 }
2651
2652 /* resume status */
2653 for (i = 0; i < chip->bdbars_count; i++) {
2654 struct ichdev *ichdev = &chip->ichd[i];
2655 unsigned long port = ichdev->reg_offset;
2656 if (! ichdev->substream || ! ichdev->suspended)
2657 continue;
2658 if (ichdev->ichd == ICHD_PCMOUT)
2659 snd_intel8x0_setup_pcm_out(chip, ichdev->substream->runtime);
2660 iputdword(chip, port + ICH_REG_OFF_BDBAR, ichdev->bdbar_addr);
2661 iputbyte(chip, port + ICH_REG_OFF_LVI, ichdev->lvi);
2662 iputbyte(chip, port + ICH_REG_OFF_CIV, ichdev->civ);
2663 iputbyte(chip, port + ichdev->roff_sr, ICH_FIFOE | ICH_BCIS | ICH_LVBCI);
2664 }
2665
2666 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
2667 return 0;
2668 }
2669 #endif /* CONFIG_PM */
2670
2671 #define INTEL8X0_TESTBUF_SIZE 32768 /* enough large for one shot */
2672
2673 static void __devinit intel8x0_measure_ac97_clock(struct intel8x0 *chip)
2674 {
2675 struct snd_pcm_substream *subs;
2676 struct ichdev *ichdev;
2677 unsigned long port;
2678 unsigned long pos, pos1, t;
2679 int civ, timeout = 1000, attempt = 1;
2680 struct timespec start_time, stop_time;
2681
2682 if (chip->ac97_bus->clock != 48000)
2683 return; /* specified in module option */
2684
2685 __again:
2686 subs = chip->pcm[0]->streams[0].substream;
2687 if (! subs || subs->dma_buffer.bytes < INTEL8X0_TESTBUF_SIZE) {
2688 snd_printk(KERN_WARNING "no playback buffer allocated - aborting measure ac97 clock\n");
2689 return;
2690 }
2691 ichdev = &chip->ichd[ICHD_PCMOUT];
2692 ichdev->physbuf = subs->dma_buffer.addr;
2693 ichdev->size = ichdev->fragsize = INTEL8X0_TESTBUF_SIZE;
2694 ichdev->substream = NULL; /* don't process interrupts */
2695
2696 /* set rate */
2697 if (snd_ac97_set_rate(chip->ac97[0], AC97_PCM_FRONT_DAC_RATE, 48000) < 0) {
2698 snd_printk(KERN_ERR "cannot set ac97 rate: clock = %d\n", chip->ac97_bus->clock);
2699 return;
2700 }
2701 snd_intel8x0_setup_periods(chip, ichdev);
2702 port = ichdev->reg_offset;
2703 spin_lock_irq(&chip->reg_lock);
2704 chip->in_measurement = 1;
2705 /* trigger */
2706 if (chip->device_type != DEVICE_ALI)
2707 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_IOCE | ICH_STARTBM);
2708 else {
2709 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_IOCE);
2710 iputdword(chip, ICHREG(ALI_DMACR), 1 << ichdev->ali_slot);
2711 }
2712 do_posix_clock_monotonic_gettime(&start_time);
2713 spin_unlock_irq(&chip->reg_lock);
2714 msleep(50);
2715 spin_lock_irq(&chip->reg_lock);
2716 /* check the position */
2717 do {
2718 civ = igetbyte(chip, ichdev->reg_offset + ICH_REG_OFF_CIV);
2719 pos1 = igetword(chip, ichdev->reg_offset + ichdev->roff_picb);
2720 if (pos1 == 0) {
2721 udelay(10);
2722 continue;
2723 }
2724 if (civ == igetbyte(chip, ichdev->reg_offset + ICH_REG_OFF_CIV) &&
2725 pos1 == igetword(chip, ichdev->reg_offset + ichdev->roff_picb))
2726 break;
2727 } while (timeout--);
2728 if (pos1 == 0) { /* oops, this value is not reliable */
2729 pos = 0;
2730 } else {
2731 pos = ichdev->fragsize1;
2732 pos -= pos1 << ichdev->pos_shift;
2733 pos += ichdev->position;
2734 }
2735 chip->in_measurement = 0;
2736 do_posix_clock_monotonic_gettime(&stop_time);
2737 /* stop */
2738 if (chip->device_type == DEVICE_ALI) {
2739 iputdword(chip, ICHREG(ALI_DMACR), 1 << (ichdev->ali_slot + 16));
2740 iputbyte(chip, port + ICH_REG_OFF_CR, 0);
2741 while (igetbyte(chip, port + ICH_REG_OFF_CR))
2742 ;
2743 } else {
2744 iputbyte(chip, port + ICH_REG_OFF_CR, 0);
2745 while (!(igetbyte(chip, port + ichdev->roff_sr) & ICH_DCH))
2746 ;
2747 }
2748 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_RESETREGS);
2749 spin_unlock_irq(&chip->reg_lock);
2750
2751 if (pos == 0) {
2752 snd_printk(KERN_ERR "intel8x0: measure - unreliable DMA position..\n");
2753 __retry:
2754 if (attempt < 3) {
2755 msleep(300);
2756 attempt++;
2757 goto __again;
2758 }
2759 goto __end;
2760 }
2761
2762 pos /= 4;
2763 t = stop_time.tv_sec - start_time.tv_sec;
2764 t *= 1000000;
2765 t += (stop_time.tv_nsec - start_time.tv_nsec) / 1000;
2766 printk(KERN_INFO "%s: measured %lu usecs (%lu samples)\n", __func__, t, pos);
2767 if (t == 0) {
2768 snd_printk(KERN_ERR "intel8x0: ?? calculation error..\n");
2769 goto __retry;
2770 }
2771 pos *= 1000;
2772 pos = (pos / t) * 1000 + ((pos % t) * 1000) / t;
2773 if (pos < 40000 || pos >= 60000) {
2774 /* abnormal value. hw problem? */
2775 printk(KERN_INFO "intel8x0: measured clock %ld rejected\n", pos);
2776 goto __retry;
2777 } else if (pos > 40500 && pos < 41500)
2778 /* first exception - 41000Hz reference clock */
2779 chip->ac97_bus->clock = 41000;
2780 else if (pos > 43600 && pos < 44600)
2781 /* second exception - 44100HZ reference clock */
2782 chip->ac97_bus->clock = 44100;
2783 else if (pos < 47500 || pos > 48500)
2784 /* not 48000Hz, tuning the clock.. */
2785 chip->ac97_bus->clock = (chip->ac97_bus->clock * 48000) / pos;
2786 __end:
2787 printk(KERN_INFO "intel8x0: clocking to %d\n", chip->ac97_bus->clock);
2788 snd_ac97_update_power(chip->ac97[0], AC97_PCM_FRONT_DAC_RATE, 0);
2789 }
2790
2791 static struct snd_pci_quirk intel8x0_clock_list[] __devinitdata = {
2792 SND_PCI_QUIRK(0x0e11, 0x008a, "AD1885", 41000),
2793 SND_PCI_QUIRK(0x1028, 0x00be, "AD1885", 44100),
2794 SND_PCI_QUIRK(0x1028, 0x0177, "AD1980", 48000),
2795 SND_PCI_QUIRK(0x1028, 0x01ad, "AD1981B", 48000),
2796 SND_PCI_QUIRK(0x1043, 0x80f3, "AD1985", 48000),
2797 { } /* terminator */
2798 };
2799
2800 static int __devinit intel8x0_in_clock_list(struct intel8x0 *chip)
2801 {
2802 struct pci_dev *pci = chip->pci;
2803 const struct snd_pci_quirk *wl;
2804
2805 wl = snd_pci_quirk_lookup(pci, intel8x0_clock_list);
2806 if (!wl)
2807 return 0;
2808 printk(KERN_INFO "intel8x0: white list rate for %04x:%04x is %i\n",
2809 pci->subsystem_vendor, pci->subsystem_device, wl->value);
2810 chip->ac97_bus->clock = wl->value;
2811 return 1;
2812 }
2813
2814 #ifdef CONFIG_PROC_FS
2815 static void snd_intel8x0_proc_read(struct snd_info_entry * entry,
2816 struct snd_info_buffer *buffer)
2817 {
2818 struct intel8x0 *chip = entry->private_data;
2819 unsigned int tmp;
2820
2821 snd_iprintf(buffer, "Intel8x0\n\n");
2822 if (chip->device_type == DEVICE_ALI)
2823 return;
2824 tmp = igetdword(chip, ICHREG(GLOB_STA));
2825 snd_iprintf(buffer, "Global control : 0x%08x\n", igetdword(chip, ICHREG(GLOB_CNT)));
2826 snd_iprintf(buffer, "Global status : 0x%08x\n", tmp);
2827 if (chip->device_type == DEVICE_INTEL_ICH4)
2828 snd_iprintf(buffer, "SDM : 0x%08x\n", igetdword(chip, ICHREG(SDM)));
2829 snd_iprintf(buffer, "AC'97 codecs ready :");
2830 if (tmp & chip->codec_isr_bits) {
2831 int i;
2832 static const char *codecs[3] = {
2833 "primary", "secondary", "tertiary"
2834 };
2835 for (i = 0; i < chip->max_codecs; i++)
2836 if (tmp & chip->codec_bit[i])
2837 snd_iprintf(buffer, " %s", codecs[i]);
2838 } else
2839 snd_iprintf(buffer, " none");
2840 snd_iprintf(buffer, "\n");
2841 if (chip->device_type == DEVICE_INTEL_ICH4 ||
2842 chip->device_type == DEVICE_SIS)
2843 snd_iprintf(buffer, "AC'97 codecs SDIN : %i %i %i\n",
2844 chip->ac97_sdin[0],
2845 chip->ac97_sdin[1],
2846 chip->ac97_sdin[2]);
2847 }
2848
2849 static void __devinit snd_intel8x0_proc_init(struct intel8x0 * chip)
2850 {
2851 struct snd_info_entry *entry;
2852
2853 if (! snd_card_proc_new(chip->card, "intel8x0", &entry))
2854 snd_info_set_text_ops(entry, chip, snd_intel8x0_proc_read);
2855 }
2856 #else
2857 #define snd_intel8x0_proc_init(x)
2858 #endif
2859
2860 static int snd_intel8x0_dev_free(struct snd_device *device)
2861 {
2862 struct intel8x0 *chip = device->device_data;
2863 return snd_intel8x0_free(chip);
2864 }
2865
2866 struct ich_reg_info {
2867 unsigned int int_sta_mask;
2868 unsigned int offset;
2869 };
2870
2871 static unsigned int ich_codec_bits[3] = {
2872 ICH_PCR, ICH_SCR, ICH_TCR
2873 };
2874 static unsigned int sis_codec_bits[3] = {
2875 ICH_PCR, ICH_SCR, ICH_SIS_TCR
2876 };
2877
2878 static int __devinit snd_intel8x0_create(struct snd_card *card,
2879 struct pci_dev *pci,
2880 unsigned long device_type,
2881 struct intel8x0 ** r_intel8x0)
2882 {
2883 struct intel8x0 *chip;
2884 int err;
2885 unsigned int i;
2886 unsigned int int_sta_masks;
2887 struct ichdev *ichdev;
2888 static struct snd_device_ops ops = {
2889 .dev_free = snd_intel8x0_dev_free,
2890 };
2891
2892 static unsigned int bdbars[] = {
2893 3, /* DEVICE_INTEL */
2894 6, /* DEVICE_INTEL_ICH4 */
2895 3, /* DEVICE_SIS */
2896 6, /* DEVICE_ALI */
2897 4, /* DEVICE_NFORCE */
2898 };
2899 static struct ich_reg_info intel_regs[6] = {
2900 { ICH_PIINT, 0 },
2901 { ICH_POINT, 0x10 },
2902 { ICH_MCINT, 0x20 },
2903 { ICH_M2INT, 0x40 },
2904 { ICH_P2INT, 0x50 },
2905 { ICH_SPINT, 0x60 },
2906 };
2907 static struct ich_reg_info nforce_regs[4] = {
2908 { ICH_PIINT, 0 },
2909 { ICH_POINT, 0x10 },
2910 { ICH_MCINT, 0x20 },
2911 { ICH_NVSPINT, 0x70 },
2912 };
2913 static struct ich_reg_info ali_regs[6] = {
2914 { ALI_INT_PCMIN, 0x40 },
2915 { ALI_INT_PCMOUT, 0x50 },
2916 { ALI_INT_MICIN, 0x60 },
2917 { ALI_INT_CODECSPDIFOUT, 0x70 },
2918 { ALI_INT_SPDIFIN, 0xa0 },
2919 { ALI_INT_SPDIFOUT, 0xb0 },
2920 };
2921 struct ich_reg_info *tbl;
2922
2923 *r_intel8x0 = NULL;
2924
2925 if ((err = pci_enable_device(pci)) < 0)
2926 return err;
2927
2928 chip = kzalloc(sizeof(*chip), GFP_KERNEL);
2929 if (chip == NULL) {
2930 pci_disable_device(pci);
2931 return -ENOMEM;
2932 }
2933 spin_lock_init(&chip->reg_lock);
2934 chip->device_type = device_type;
2935 chip->card = card;
2936 chip->pci = pci;
2937 chip->irq = -1;
2938
2939 /* module parameters */
2940 chip->buggy_irq = buggy_irq;
2941 chip->buggy_semaphore = buggy_semaphore;
2942 if (xbox)
2943 chip->xbox = 1;
2944
2945 if (pci->vendor == PCI_VENDOR_ID_INTEL &&
2946 pci->device == PCI_DEVICE_ID_INTEL_440MX)
2947 chip->fix_nocache = 1; /* enable workaround */
2948
2949 if ((err = pci_request_regions(pci, card->shortname)) < 0) {
2950 kfree(chip);
2951 pci_disable_device(pci);
2952 return err;
2953 }
2954
2955 if (device_type == DEVICE_ALI) {
2956 /* ALI5455 has no ac97 region */
2957 chip->bmaddr = pci_iomap(pci, 0, 0);
2958 goto port_inited;
2959 }
2960
2961 if (pci_resource_flags(pci, 2) & IORESOURCE_MEM) /* ICH4 and Nforce */
2962 chip->addr = pci_iomap(pci, 2, 0);
2963 else
2964 chip->addr = pci_iomap(pci, 0, 0);
2965 if (!chip->addr) {
2966 snd_printk(KERN_ERR "AC'97 space ioremap problem\n");
2967 snd_intel8x0_free(chip);
2968 return -EIO;
2969 }
2970 if (pci_resource_flags(pci, 3) & IORESOURCE_MEM) /* ICH4 */
2971 chip->bmaddr = pci_iomap(pci, 3, 0);
2972 else
2973 chip->bmaddr = pci_iomap(pci, 1, 0);
2974 if (!chip->bmaddr) {
2975 snd_printk(KERN_ERR "Controller space ioremap problem\n");
2976 snd_intel8x0_free(chip);
2977 return -EIO;
2978 }
2979
2980 port_inited:
2981 chip->bdbars_count = bdbars[device_type];
2982
2983 /* initialize offsets */
2984 switch (device_type) {
2985 case DEVICE_NFORCE:
2986 tbl = nforce_regs;
2987 break;
2988 case DEVICE_ALI:
2989 tbl = ali_regs;
2990 break;
2991 default:
2992 tbl = intel_regs;
2993 break;
2994 }
2995 for (i = 0; i < chip->bdbars_count; i++) {
2996 ichdev = &chip->ichd[i];
2997 ichdev->ichd = i;
2998 ichdev->reg_offset = tbl[i].offset;
2999 ichdev->int_sta_mask = tbl[i].int_sta_mask;
3000 if (device_type == DEVICE_SIS) {
3001 /* SiS 7012 swaps the registers */
3002 ichdev->roff_sr = ICH_REG_OFF_PICB;
3003 ichdev->roff_picb = ICH_REG_OFF_SR;
3004 } else {
3005 ichdev->roff_sr = ICH_REG_OFF_SR;
3006 ichdev->roff_picb = ICH_REG_OFF_PICB;
3007 }
3008 if (device_type == DEVICE_ALI)
3009 ichdev->ali_slot = (ichdev->reg_offset - 0x40) / 0x10;
3010 /* SIS7012 handles the pcm data in bytes, others are in samples */
3011 ichdev->pos_shift = (device_type == DEVICE_SIS) ? 0 : 1;
3012 }
3013
3014 /* allocate buffer descriptor lists */
3015 /* the start of each lists must be aligned to 8 bytes */
3016 if (snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, snd_dma_pci_data(pci),
3017 chip->bdbars_count * sizeof(u32) * ICH_MAX_FRAGS * 2,
3018 &chip->bdbars) < 0) {
3019 snd_intel8x0_free(chip);
3020 snd_printk(KERN_ERR "intel8x0: cannot allocate buffer descriptors\n");
3021 return -ENOMEM;
3022 }
3023 /* tables must be aligned to 8 bytes here, but the kernel pages
3024 are much bigger, so we don't care (on i386) */
3025 /* workaround for 440MX */
3026 if (chip->fix_nocache)
3027 fill_nocache(chip->bdbars.area, chip->bdbars.bytes, 1);
3028 int_sta_masks = 0;
3029 for (i = 0; i < chip->bdbars_count; i++) {
3030 ichdev = &chip->ichd[i];
3031 ichdev->bdbar = ((u32 *)chip->bdbars.area) +
3032 (i * ICH_MAX_FRAGS * 2);
3033 ichdev->bdbar_addr = chip->bdbars.addr +
3034 (i * sizeof(u32) * ICH_MAX_FRAGS * 2);
3035 int_sta_masks |= ichdev->int_sta_mask;
3036 }
3037 chip->int_sta_reg = device_type == DEVICE_ALI ?
3038 ICH_REG_ALI_INTERRUPTSR : ICH_REG_GLOB_STA;
3039 chip->int_sta_mask = int_sta_masks;
3040
3041 pci_set_master(pci);
3042
3043 switch(chip->device_type) {
3044 case DEVICE_INTEL_ICH4:
3045 /* ICH4 can have three codecs */
3046 chip->max_codecs = 3;
3047 chip->codec_bit = ich_codec_bits;
3048 chip->codec_ready_bits = ICH_PRI | ICH_SRI | ICH_TRI;
3049 break;
3050 case DEVICE_SIS:
3051 /* recent SIS7012 can have three codecs */
3052 chip->max_codecs = 3;
3053 chip->codec_bit = sis_codec_bits;
3054 chip->codec_ready_bits = ICH_PRI | ICH_SRI | ICH_SIS_TRI;
3055 break;
3056 default:
3057 /* others up to two codecs */
3058 chip->max_codecs = 2;
3059 chip->codec_bit = ich_codec_bits;
3060 chip->codec_ready_bits = ICH_PRI | ICH_SRI;
3061 break;
3062 }
3063 for (i = 0; i < chip->max_codecs; i++)
3064 chip->codec_isr_bits |= chip->codec_bit[i];
3065
3066 if ((err = snd_intel8x0_chip_init(chip, 1)) < 0) {
3067 snd_intel8x0_free(chip);
3068 return err;
3069 }
3070
3071 /* request irq after initializaing int_sta_mask, etc */
3072 if (request_irq(pci->irq, snd_intel8x0_interrupt,
3073 IRQF_SHARED, card->shortname, chip)) {
3074 snd_printk(KERN_ERR "unable to grab IRQ %d\n", pci->irq);
3075 snd_intel8x0_free(chip);
3076 return -EBUSY;
3077 }
3078 chip->irq = pci->irq;
3079
3080 if ((err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops)) < 0) {
3081 snd_intel8x0_free(chip);
3082 return err;
3083 }
3084
3085 snd_card_set_dev(card, &pci->dev);
3086
3087 *r_intel8x0 = chip;
3088 return 0;
3089 }
3090
3091 static struct shortname_table {
3092 unsigned int id;
3093 const char *s;
3094 } shortnames[] __devinitdata = {
3095 { PCI_DEVICE_ID_INTEL_82801AA_5, "Intel 82801AA-ICH" },
3096 { PCI_DEVICE_ID_INTEL_82801AB_5, "Intel 82901AB-ICH0" },
3097 { PCI_DEVICE_ID_INTEL_82801BA_4, "Intel 82801BA-ICH2" },
3098 { PCI_DEVICE_ID_INTEL_440MX, "Intel 440MX" },
3099 { PCI_DEVICE_ID_INTEL_82801CA_5, "Intel 82801CA-ICH3" },
3100 { PCI_DEVICE_ID_INTEL_82801DB_5, "Intel 82801DB-ICH4" },
3101 { PCI_DEVICE_ID_INTEL_82801EB_5, "Intel ICH5" },
3102 { PCI_DEVICE_ID_INTEL_ESB_5, "Intel 6300ESB" },
3103 { PCI_DEVICE_ID_INTEL_ICH6_18, "Intel ICH6" },
3104 { PCI_DEVICE_ID_INTEL_ICH7_20, "Intel ICH7" },
3105 { PCI_DEVICE_ID_INTEL_ESB2_14, "Intel ESB2" },
3106 { PCI_DEVICE_ID_SI_7012, "SiS SI7012" },
3107 { PCI_DEVICE_ID_NVIDIA_MCP1_AUDIO, "NVidia nForce" },
3108 { PCI_DEVICE_ID_NVIDIA_MCP2_AUDIO, "NVidia nForce2" },
3109 { PCI_DEVICE_ID_NVIDIA_MCP3_AUDIO, "NVidia nForce3" },
3110 { PCI_DEVICE_ID_NVIDIA_CK8S_AUDIO, "NVidia CK8S" },
3111 { PCI_DEVICE_ID_NVIDIA_CK804_AUDIO, "NVidia CK804" },
3112 { PCI_DEVICE_ID_NVIDIA_CK8_AUDIO, "NVidia CK8" },
3113 { 0x003a, "NVidia MCP04" },
3114 { 0x746d, "AMD AMD8111" },
3115 { 0x7445, "AMD AMD768" },
3116 { 0x5455, "ALi M5455" },
3117 { 0, NULL },
3118 };
3119
3120 static struct snd_pci_quirk spdif_aclink_defaults[] __devinitdata = {
3121 SND_PCI_QUIRK(0x147b, 0x1c1a, "ASUS KN8", 1),
3122 { } /* end */
3123 };
3124
3125 /* look up white/black list for SPDIF over ac-link */
3126 static int __devinit check_default_spdif_aclink(struct pci_dev *pci)
3127 {
3128 const struct snd_pci_quirk *w;
3129
3130 w = snd_pci_quirk_lookup(pci, spdif_aclink_defaults);
3131 if (w) {
3132 if (w->value)
3133 snd_printdd(KERN_INFO "intel8x0: Using SPDIF over "
3134 "AC-Link for %s\n", w->name);
3135 else
3136 snd_printdd(KERN_INFO "intel8x0: Using integrated "
3137 "SPDIF DMA for %s\n", w->name);
3138 return w->value;
3139 }
3140 return 0;
3141 }
3142
3143 static int __devinit snd_intel8x0_probe(struct pci_dev *pci,
3144 const struct pci_device_id *pci_id)
3145 {
3146 struct snd_card *card;
3147 struct intel8x0 *chip;
3148 int err;
3149 struct shortname_table *name;
3150
3151 err = snd_card_create(index, id, THIS_MODULE, 0, &card);
3152 if (err < 0)
3153 return err;
3154
3155 if (spdif_aclink < 0)
3156 spdif_aclink = check_default_spdif_aclink(pci);
3157
3158 strcpy(card->driver, "ICH");
3159 if (!spdif_aclink) {
3160 switch (pci_id->driver_data) {
3161 case DEVICE_NFORCE:
3162 strcpy(card->driver, "NFORCE");
3163 break;
3164 case DEVICE_INTEL_ICH4:
3165 strcpy(card->driver, "ICH4");
3166 }
3167 }
3168
3169 strcpy(card->shortname, "Intel ICH");
3170 for (name = shortnames; name->id; name++) {
3171 if (pci->device == name->id) {
3172 strcpy(card->shortname, name->s);
3173 break;
3174 }
3175 }
3176
3177 if (buggy_irq < 0) {
3178 /* some Nforce[2] and ICH boards have problems with IRQ handling.
3179 * Needs to return IRQ_HANDLED for unknown irqs.
3180 */
3181 if (pci_id->driver_data == DEVICE_NFORCE)
3182 buggy_irq = 1;
3183 else
3184 buggy_irq = 0;
3185 }
3186
3187 if ((err = snd_intel8x0_create(card, pci, pci_id->driver_data,
3188 &chip)) < 0) {
3189 snd_card_free(card);
3190 return err;
3191 }
3192 card->private_data = chip;
3193
3194 if ((err = snd_intel8x0_mixer(chip, ac97_clock, ac97_quirk)) < 0) {
3195 snd_card_free(card);
3196 return err;
3197 }
3198 if ((err = snd_intel8x0_pcm(chip)) < 0) {
3199 snd_card_free(card);
3200 return err;
3201 }
3202
3203 snd_intel8x0_proc_init(chip);
3204
3205 snprintf(card->longname, sizeof(card->longname),
3206 "%s with %s at irq %i", card->shortname,
3207 snd_ac97_get_short_name(chip->ac97[0]), chip->irq);
3208
3209 if (ac97_clock == 0 || ac97_clock == 1) {
3210 if (ac97_clock == 0) {
3211 if (intel8x0_in_clock_list(chip) == 0)
3212 intel8x0_measure_ac97_clock(chip);
3213 } else {
3214 intel8x0_measure_ac97_clock(chip);
3215 }
3216 }
3217
3218 if ((err = snd_card_register(card)) < 0) {
3219 snd_card_free(card);
3220 return err;
3221 }
3222 pci_set_drvdata(pci, card);
3223 return 0;
3224 }
3225
3226 static void __devexit snd_intel8x0_remove(struct pci_dev *pci)
3227 {
3228 snd_card_free(pci_get_drvdata(pci));
3229 pci_set_drvdata(pci, NULL);
3230 }
3231
3232 static struct pci_driver driver = {
3233 .name = "Intel ICH",
3234 .id_table = snd_intel8x0_ids,
3235 .probe = snd_intel8x0_probe,
3236 .remove = __devexit_p(snd_intel8x0_remove),
3237 #ifdef CONFIG_PM
3238 .suspend = intel8x0_suspend,
3239 .resume = intel8x0_resume,
3240 #endif
3241 };
3242
3243
3244 static int __init alsa_card_intel8x0_init(void)
3245 {
3246 return pci_register_driver(&driver);
3247 }
3248
3249 static void __exit alsa_card_intel8x0_exit(void)
3250 {
3251 pci_unregister_driver(&driver);
3252 }
3253
3254 module_init(alsa_card_intel8x0_init)
3255 module_exit(alsa_card_intel8x0_exit)
Support for the Chinese Samsung S3C2440 based development boards