?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
MINI2440: remove __initdata from some structs
[linux-2.6/mini2440.git] / drivers / net / myri10ge / myri10ge.c
blobf3624517cb0e2a68ab6beaf3468bcf474d130de4
1 /*************************************************************************
2 * myri10ge.c: Myricom Myri-10G Ethernet driver.
3 *
4 * Copyright (C) 2005 - 2009 Myricom, Inc.
5 * All rights reserved.
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of Myricom, Inc. nor the names of its contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 *
19 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
23 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29 * POSSIBILITY OF SUCH DAMAGE.
30 *
31 *
32 * If the eeprom on your board is not recent enough, you will need to get a
33 * newer firmware image at:
34 * http://www.myri.com/scs/download-Myri10GE.html
35 *
36 * Contact Information:
37 * <help@myri.com>
38 * Myricom, Inc., 325N Santa Anita Avenue, Arcadia, CA 91006
39 *************************************************************************/
40
41 #include <linux/tcp.h>
42 #include <linux/netdevice.h>
43 #include <linux/skbuff.h>
44 #include <linux/string.h>
45 #include <linux/module.h>
46 #include <linux/pci.h>
47 #include <linux/dma-mapping.h>
48 #include <linux/etherdevice.h>
49 #include <linux/if_ether.h>
50 #include <linux/if_vlan.h>
51 #include <linux/inet_lro.h>
52 #include <linux/dca.h>
53 #include <linux/ip.h>
54 #include <linux/inet.h>
55 #include <linux/in.h>
56 #include <linux/ethtool.h>
57 #include <linux/firmware.h>
58 #include <linux/delay.h>
59 #include <linux/timer.h>
60 #include <linux/vmalloc.h>
61 #include <linux/crc32.h>
62 #include <linux/moduleparam.h>
63 #include <linux/io.h>
64 #include <linux/log2.h>
65 #include <net/checksum.h>
66 #include <net/ip.h>
67 #include <net/tcp.h>
68 #include <asm/byteorder.h>
69 #include <asm/io.h>
70 #include <asm/processor.h>
71 #ifdef CONFIG_MTRR
72 #include <asm/mtrr.h>
73 #endif
74
75 #include "myri10ge_mcp.h"
76 #include "myri10ge_mcp_gen_header.h"
77
78 #define MYRI10GE_VERSION_STR "1.5.1-1.451"
79
80 MODULE_DESCRIPTION("Myricom 10G driver (10GbE)");
81 MODULE_AUTHOR("Maintainer: help@myri.com");
82 MODULE_VERSION(MYRI10GE_VERSION_STR);
83 MODULE_LICENSE("Dual BSD/GPL");
84
85 #define MYRI10GE_MAX_ETHER_MTU 9014
86
87 #define MYRI10GE_ETH_STOPPED 0
88 #define MYRI10GE_ETH_STOPPING 1
89 #define MYRI10GE_ETH_STARTING 2
90 #define MYRI10GE_ETH_RUNNING 3
91 #define MYRI10GE_ETH_OPEN_FAILED 4
92
93 #define MYRI10GE_EEPROM_STRINGS_SIZE 256
94 #define MYRI10GE_MAX_SEND_DESC_TSO ((65536 / 2048) * 2)
95 #define MYRI10GE_MAX_LRO_DESCRIPTORS 8
96 #define MYRI10GE_LRO_MAX_PKTS 64
97
98 #define MYRI10GE_NO_CONFIRM_DATA htonl(0xffffffff)
99 #define MYRI10GE_NO_RESPONSE_RESULT 0xffffffff
100
101 #define MYRI10GE_ALLOC_ORDER 0
102 #define MYRI10GE_ALLOC_SIZE ((1 << MYRI10GE_ALLOC_ORDER) * PAGE_SIZE)
103 #define MYRI10GE_MAX_FRAGS_PER_FRAME (MYRI10GE_MAX_ETHER_MTU/MYRI10GE_ALLOC_SIZE + 1)
104
105 #define MYRI10GE_MAX_SLICES 32
106
107 struct myri10ge_rx_buffer_state {
108 struct page *page;
109 int page_offset;
110 DECLARE_PCI_UNMAP_ADDR(bus)
111 DECLARE_PCI_UNMAP_LEN(len)
112 };
113
114 struct myri10ge_tx_buffer_state {
115 struct sk_buff *skb;
116 int last;
117 DECLARE_PCI_UNMAP_ADDR(bus)
118 DECLARE_PCI_UNMAP_LEN(len)
119 };
120
121 struct myri10ge_cmd {
122 u32 data0;
123 u32 data1;
124 u32 data2;
125 };
126
127 struct myri10ge_rx_buf {
128 struct mcp_kreq_ether_recv __iomem *lanai; /* lanai ptr for recv ring */
129 struct mcp_kreq_ether_recv *shadow; /* host shadow of recv ring */
130 struct myri10ge_rx_buffer_state *info;
131 struct page *page;
132 dma_addr_t bus;
133 int page_offset;
134 int cnt;
135 int fill_cnt;
136 int alloc_fail;
137 int mask; /* number of rx slots -1 */
138 int watchdog_needed;
139 };
140
141 struct myri10ge_tx_buf {
142 struct mcp_kreq_ether_send __iomem *lanai; /* lanai ptr for sendq */
143 __be32 __iomem *send_go; /* "go" doorbell ptr */
144 __be32 __iomem *send_stop; /* "stop" doorbell ptr */
145 struct mcp_kreq_ether_send *req_list; /* host shadow of sendq */
146 char *req_bytes;
147 struct myri10ge_tx_buffer_state *info;
148 int mask; /* number of transmit slots -1 */
149 int req ____cacheline_aligned; /* transmit slots submitted */
150 int pkt_start; /* packets started */
151 int stop_queue;
152 int linearized;
153 int done ____cacheline_aligned; /* transmit slots completed */
154 int pkt_done; /* packets completed */
155 int wake_queue;
156 int queue_active;
157 };
158
159 struct myri10ge_rx_done {
160 struct mcp_slot *entry;
161 dma_addr_t bus;
162 int cnt;
163 int idx;
164 struct net_lro_mgr lro_mgr;
165 struct net_lro_desc lro_desc[MYRI10GE_MAX_LRO_DESCRIPTORS];
166 };
167
168 struct myri10ge_slice_netstats {
169 unsigned long rx_packets;
170 unsigned long tx_packets;
171 unsigned long rx_bytes;
172 unsigned long tx_bytes;
173 unsigned long rx_dropped;
174 unsigned long tx_dropped;
175 };
176
177 struct myri10ge_slice_state {
178 struct myri10ge_tx_buf tx; /* transmit ring */
179 struct myri10ge_rx_buf rx_small;
180 struct myri10ge_rx_buf rx_big;
181 struct myri10ge_rx_done rx_done;
182 struct net_device *dev;
183 struct napi_struct napi;
184 struct myri10ge_priv *mgp;
185 struct myri10ge_slice_netstats stats;
186 __be32 __iomem *irq_claim;
187 struct mcp_irq_data *fw_stats;
188 dma_addr_t fw_stats_bus;
189 int watchdog_tx_done;
190 int watchdog_tx_req;
191 int watchdog_rx_done;
192 #ifdef CONFIG_MYRI10GE_DCA
193 int cached_dca_tag;
194 int cpu;
195 __be32 __iomem *dca_tag;
196 #endif
197 char irq_desc[32];
198 };
199
200 struct myri10ge_priv {
201 struct myri10ge_slice_state *ss;
202 int tx_boundary; /* boundary transmits cannot cross */
203 int num_slices;
204 int running; /* running? */
205 int csum_flag; /* rx_csums? */
206 int small_bytes;
207 int big_bytes;
208 int max_intr_slots;
209 struct net_device *dev;
210 struct net_device_stats stats;
211 spinlock_t stats_lock;
212 u8 __iomem *sram;
213 int sram_size;
214 unsigned long board_span;
215 unsigned long iomem_base;
216 __be32 __iomem *irq_deassert;
217 char *mac_addr_string;
218 struct mcp_cmd_response *cmd;
219 dma_addr_t cmd_bus;
220 struct pci_dev *pdev;
221 int msi_enabled;
222 int msix_enabled;
223 struct msix_entry *msix_vectors;
224 #ifdef CONFIG_MYRI10GE_DCA
225 int dca_enabled;
226 #endif
227 u32 link_state;
228 unsigned int rdma_tags_available;
229 int intr_coal_delay;
230 __be32 __iomem *intr_coal_delay_ptr;
231 int mtrr;
232 int wc_enabled;
233 int down_cnt;
234 wait_queue_head_t down_wq;
235 struct work_struct watchdog_work;
236 struct timer_list watchdog_timer;
237 int watchdog_resets;
238 int watchdog_pause;
239 int pause;
240 char *fw_name;
241 char eeprom_strings[MYRI10GE_EEPROM_STRINGS_SIZE];
242 char *product_code_string;
243 char fw_version[128];
244 int fw_ver_major;
245 int fw_ver_minor;
246 int fw_ver_tiny;
247 int adopted_rx_filter_bug;
248 u8 mac_addr[6]; /* eeprom mac address */
249 unsigned long serial_number;
250 int vendor_specific_offset;
251 int fw_multicast_support;
252 unsigned long features;
253 u32 max_tso6;
254 u32 read_dma;
255 u32 write_dma;
256 u32 read_write_dma;
257 u32 link_changes;
258 u32 msg_enable;
259 unsigned int board_number;
260 int rebooted;
261 };
262
263 static char *myri10ge_fw_unaligned = "myri10ge_ethp_z8e.dat";
264 static char *myri10ge_fw_aligned = "myri10ge_eth_z8e.dat";
265 static char *myri10ge_fw_rss_unaligned = "myri10ge_rss_ethp_z8e.dat";
266 static char *myri10ge_fw_rss_aligned = "myri10ge_rss_eth_z8e.dat";
267
268 static char *myri10ge_fw_name = NULL;
269 module_param(myri10ge_fw_name, charp, S_IRUGO | S_IWUSR);
270 MODULE_PARM_DESC(myri10ge_fw_name, "Firmware image name");
271
272 #define MYRI10GE_MAX_BOARDS 8
273 static char *myri10ge_fw_names[MYRI10GE_MAX_BOARDS] =
274 {[0 ... (MYRI10GE_MAX_BOARDS - 1)] = NULL };
275 module_param_array_named(myri10ge_fw_names, myri10ge_fw_names, charp, NULL,
276 0444);
277 MODULE_PARM_DESC(myri10ge_fw_name, "Firmware image names per board");
278
279 static int myri10ge_ecrc_enable = 1;
280 module_param(myri10ge_ecrc_enable, int, S_IRUGO);
281 MODULE_PARM_DESC(myri10ge_ecrc_enable, "Enable Extended CRC on PCI-E");
282
283 static int myri10ge_small_bytes = -1; /* -1 == auto */
284 module_param(myri10ge_small_bytes, int, S_IRUGO | S_IWUSR);
285 MODULE_PARM_DESC(myri10ge_small_bytes, "Threshold of small packets");
286
287 static int myri10ge_msi = 1; /* enable msi by default */
288 module_param(myri10ge_msi, int, S_IRUGO | S_IWUSR);
289 MODULE_PARM_DESC(myri10ge_msi, "Enable Message Signalled Interrupts");
290
291 static int myri10ge_intr_coal_delay = 75;
292 module_param(myri10ge_intr_coal_delay, int, S_IRUGO);
293 MODULE_PARM_DESC(myri10ge_intr_coal_delay, "Interrupt coalescing delay");
294
295 static int myri10ge_flow_control = 1;
296 module_param(myri10ge_flow_control, int, S_IRUGO);
297 MODULE_PARM_DESC(myri10ge_flow_control, "Pause parameter");
298
299 static int myri10ge_deassert_wait = 1;
300 module_param(myri10ge_deassert_wait, int, S_IRUGO | S_IWUSR);
301 MODULE_PARM_DESC(myri10ge_deassert_wait,
302 "Wait when deasserting legacy interrupts");
303
304 static int myri10ge_force_firmware = 0;
305 module_param(myri10ge_force_firmware, int, S_IRUGO);
306 MODULE_PARM_DESC(myri10ge_force_firmware,
307 "Force firmware to assume aligned completions");
308
309 static int myri10ge_initial_mtu = MYRI10GE_MAX_ETHER_MTU - ETH_HLEN;
310 module_param(myri10ge_initial_mtu, int, S_IRUGO);
311 MODULE_PARM_DESC(myri10ge_initial_mtu, "Initial MTU");
312
313 static int myri10ge_napi_weight = 64;
314 module_param(myri10ge_napi_weight, int, S_IRUGO);
315 MODULE_PARM_DESC(myri10ge_napi_weight, "Set NAPI weight");
316
317 static int myri10ge_watchdog_timeout = 1;
318 module_param(myri10ge_watchdog_timeout, int, S_IRUGO);
319 MODULE_PARM_DESC(myri10ge_watchdog_timeout, "Set watchdog timeout");
320
321 static int myri10ge_max_irq_loops = 1048576;
322 module_param(myri10ge_max_irq_loops, int, S_IRUGO);
323 MODULE_PARM_DESC(myri10ge_max_irq_loops,
324 "Set stuck legacy IRQ detection threshold");
325
326 #define MYRI10GE_MSG_DEFAULT NETIF_MSG_LINK
327
328 static int myri10ge_debug = -1; /* defaults above */
329 module_param(myri10ge_debug, int, 0);
330 MODULE_PARM_DESC(myri10ge_debug, "Debug level (0=none,...,16=all)");
331
332 static int myri10ge_lro_max_pkts = MYRI10GE_LRO_MAX_PKTS;
333 module_param(myri10ge_lro_max_pkts, int, S_IRUGO);
334 MODULE_PARM_DESC(myri10ge_lro_max_pkts,
335 "Number of LRO packets to be aggregated");
336
337 static int myri10ge_fill_thresh = 256;
338 module_param(myri10ge_fill_thresh, int, S_IRUGO | S_IWUSR);
339 MODULE_PARM_DESC(myri10ge_fill_thresh, "Number of empty rx slots allowed");
340
341 static int myri10ge_reset_recover = 1;
342
343 static int myri10ge_max_slices = 1;
344 module_param(myri10ge_max_slices, int, S_IRUGO);
345 MODULE_PARM_DESC(myri10ge_max_slices, "Max tx/rx queues");
346
347 static int myri10ge_rss_hash = MXGEFW_RSS_HASH_TYPE_SRC_PORT;
348 module_param(myri10ge_rss_hash, int, S_IRUGO);
349 MODULE_PARM_DESC(myri10ge_rss_hash, "Type of RSS hashing to do");
350
351 static int myri10ge_dca = 1;
352 module_param(myri10ge_dca, int, S_IRUGO);
353 MODULE_PARM_DESC(myri10ge_dca, "Enable DCA if possible");
354
355 #define MYRI10GE_FW_OFFSET 1024*1024
356 #define MYRI10GE_HIGHPART_TO_U32(X) \
357 (sizeof (X) == 8) ? ((u32)((u64)(X) >> 32)) : (0)
358 #define MYRI10GE_LOWPART_TO_U32(X) ((u32)(X))
359
360 #define myri10ge_pio_copy(to,from,size) __iowrite64_copy(to,from,size/8)
361
362 static void myri10ge_set_multicast_list(struct net_device *dev);
363 static netdev_tx_t myri10ge_sw_tso(struct sk_buff *skb,
364 struct net_device *dev);
365
366 static inline void put_be32(__be32 val, __be32 __iomem * p)
367 {
368 __raw_writel((__force __u32) val, (__force void __iomem *)p);
369 }
370
371 static struct net_device_stats *myri10ge_get_stats(struct net_device *dev);
372
373 static int
374 myri10ge_send_cmd(struct myri10ge_priv *mgp, u32 cmd,
375 struct myri10ge_cmd *data, int atomic)
376 {
377 struct mcp_cmd *buf;
378 char buf_bytes[sizeof(*buf) + 8];
379 struct mcp_cmd_response *response = mgp->cmd;
380 char __iomem *cmd_addr = mgp->sram + MXGEFW_ETH_CMD;
381 u32 dma_low, dma_high, result, value;
382 int sleep_total = 0;
383
384 /* ensure buf is aligned to 8 bytes */
385 buf = (struct mcp_cmd *)ALIGN((unsigned long)buf_bytes, 8);
386
387 buf->data0 = htonl(data->data0);
388 buf->data1 = htonl(data->data1);
389 buf->data2 = htonl(data->data2);
390 buf->cmd = htonl(cmd);
391 dma_low = MYRI10GE_LOWPART_TO_U32(mgp->cmd_bus);
392 dma_high = MYRI10GE_HIGHPART_TO_U32(mgp->cmd_bus);
393
394 buf->response_addr.low = htonl(dma_low);
395 buf->response_addr.high = htonl(dma_high);
396 response->result = htonl(MYRI10GE_NO_RESPONSE_RESULT);
397 mb();
398 myri10ge_pio_copy(cmd_addr, buf, sizeof(*buf));
399
400 /* wait up to 15ms. Longest command is the DMA benchmark,
401 * which is capped at 5ms, but runs from a timeout handler
402 * that runs every 7.8ms. So a 15ms timeout leaves us with
403 * a 2.2ms margin
404 */
405 if (atomic) {
406 /* if atomic is set, do not sleep,
407 * and try to get the completion quickly
408 * (1ms will be enough for those commands) */
409 for (sleep_total = 0;
410 sleep_total < 1000
411 && response->result == htonl(MYRI10GE_NO_RESPONSE_RESULT);
412 sleep_total += 10) {
413 udelay(10);
414 mb();
415 }
416 } else {
417 /* use msleep for most command */
418 for (sleep_total = 0;
419 sleep_total < 15
420 && response->result == htonl(MYRI10GE_NO_RESPONSE_RESULT);
421 sleep_total++)
422 msleep(1);
423 }
424
425 result = ntohl(response->result);
426 value = ntohl(response->data);
427 if (result != MYRI10GE_NO_RESPONSE_RESULT) {
428 if (result == 0) {
429 data->data0 = value;
430 return 0;
431 } else if (result == MXGEFW_CMD_UNKNOWN) {
432 return -ENOSYS;
433 } else if (result == MXGEFW_CMD_ERROR_UNALIGNED) {
434 return -E2BIG;
435 } else if (result == MXGEFW_CMD_ERROR_RANGE &&
436 cmd == MXGEFW_CMD_ENABLE_RSS_QUEUES &&
437 (data->
438 data1 & MXGEFW_SLICE_ENABLE_MULTIPLE_TX_QUEUES) !=
439 0) {
440 return -ERANGE;
441 } else {
442 dev_err(&mgp->pdev->dev,
443 "command %d failed, result = %d\n",
444 cmd, result);
445 return -ENXIO;
446 }
447 }
448
449 dev_err(&mgp->pdev->dev, "command %d timed out, result = %d\n",
450 cmd, result);
451 return -EAGAIN;
452 }
453
454 /*
455 * The eeprom strings on the lanaiX have the format
456 * SN=x\0
457 * MAC=x:x:x:x:x:x\0
458 * PT:ddd mmm xx xx:xx:xx xx\0
459 * PV:ddd mmm xx xx:xx:xx xx\0
460 */
461 static int myri10ge_read_mac_addr(struct myri10ge_priv *mgp)
462 {
463 char *ptr, *limit;
464 int i;
465
466 ptr = mgp->eeprom_strings;
467 limit = mgp->eeprom_strings + MYRI10GE_EEPROM_STRINGS_SIZE;
468
469 while (*ptr != '\0' && ptr < limit) {
470 if (memcmp(ptr, "MAC=", 4) == 0) {
471 ptr += 4;
472 mgp->mac_addr_string = ptr;
473 for (i = 0; i < 6; i++) {
474 if ((ptr + 2) > limit)
475 goto abort;
476 mgp->mac_addr[i] =
477 simple_strtoul(ptr, &ptr, 16);
478 ptr += 1;
479 }
480 }
481 if (memcmp(ptr, "PC=", 3) == 0) {
482 ptr += 3;
483 mgp->product_code_string = ptr;
484 }
485 if (memcmp((const void *)ptr, "SN=", 3) == 0) {
486 ptr += 3;
487 mgp->serial_number = simple_strtoul(ptr, &ptr, 10);
488 }
489 while (ptr < limit && *ptr++) ;
490 }
491
492 return 0;
493
494 abort:
495 dev_err(&mgp->pdev->dev, "failed to parse eeprom_strings\n");
496 return -ENXIO;
497 }
498
499 /*
500 * Enable or disable periodic RDMAs from the host to make certain
501 * chipsets resend dropped PCIe messages
502 */
503
504 static void myri10ge_dummy_rdma(struct myri10ge_priv *mgp, int enable)
505 {
506 char __iomem *submit;
507 __be32 buf[16] __attribute__ ((__aligned__(8)));
508 u32 dma_low, dma_high;
509 int i;
510
511 /* clear confirmation addr */
512 mgp->cmd->data = 0;
513 mb();
514
515 /* send a rdma command to the PCIe engine, and wait for the
516 * response in the confirmation address. The firmware should
517 * write a -1 there to indicate it is alive and well
518 */
519 dma_low = MYRI10GE_LOWPART_TO_U32(mgp->cmd_bus);
520 dma_high = MYRI10GE_HIGHPART_TO_U32(mgp->cmd_bus);
521
522 buf[0] = htonl(dma_high); /* confirm addr MSW */
523 buf[1] = htonl(dma_low); /* confirm addr LSW */
524 buf[2] = MYRI10GE_NO_CONFIRM_DATA; /* confirm data */
525 buf[3] = htonl(dma_high); /* dummy addr MSW */
526 buf[4] = htonl(dma_low); /* dummy addr LSW */
527 buf[5] = htonl(enable); /* enable? */
528
529 submit = mgp->sram + MXGEFW_BOOT_DUMMY_RDMA;
530
531 myri10ge_pio_copy(submit, &buf, sizeof(buf));
532 for (i = 0; mgp->cmd->data != MYRI10GE_NO_CONFIRM_DATA && i < 20; i++)
533 msleep(1);
534 if (mgp->cmd->data != MYRI10GE_NO_CONFIRM_DATA)
535 dev_err(&mgp->pdev->dev, "dummy rdma %s failed\n",
536 (enable ? "enable" : "disable"));
537 }
538
539 static int
540 myri10ge_validate_firmware(struct myri10ge_priv *mgp,
541 struct mcp_gen_header *hdr)
542 {
543 struct device *dev = &mgp->pdev->dev;
544
545 /* check firmware type */
546 if (ntohl(hdr->mcp_type) != MCP_TYPE_ETH) {
547 dev_err(dev, "Bad firmware type: 0x%x\n", ntohl(hdr->mcp_type));
548 return -EINVAL;
549 }
550
551 /* save firmware version for ethtool */
552 strncpy(mgp->fw_version, hdr->version, sizeof(mgp->fw_version));
553
554 sscanf(mgp->fw_version, "%d.%d.%d", &mgp->fw_ver_major,
555 &mgp->fw_ver_minor, &mgp->fw_ver_tiny);
556
557 if (!(mgp->fw_ver_major == MXGEFW_VERSION_MAJOR
558 && mgp->fw_ver_minor == MXGEFW_VERSION_MINOR)) {
559 dev_err(dev, "Found firmware version %s\n", mgp->fw_version);
560 dev_err(dev, "Driver needs %d.%d\n", MXGEFW_VERSION_MAJOR,
561 MXGEFW_VERSION_MINOR);
562 return -EINVAL;
563 }
564 return 0;
565 }
566
567 static int myri10ge_load_hotplug_firmware(struct myri10ge_priv *mgp, u32 * size)
568 {
569 unsigned crc, reread_crc;
570 const struct firmware *fw;
571 struct device *dev = &mgp->pdev->dev;
572 unsigned char *fw_readback;
573 struct mcp_gen_header *hdr;
574 size_t hdr_offset;
575 int status;
576 unsigned i;
577
578 if ((status = request_firmware(&fw, mgp->fw_name, dev)) < 0) {
579 dev_err(dev, "Unable to load %s firmware image via hotplug\n",
580 mgp->fw_name);
581 status = -EINVAL;
582 goto abort_with_nothing;
583 }
584
585 /* check size */
586
587 if (fw->size >= mgp->sram_size - MYRI10GE_FW_OFFSET ||
588 fw->size < MCP_HEADER_PTR_OFFSET + 4) {
589 dev_err(dev, "Firmware size invalid:%d\n", (int)fw->size);
590 status = -EINVAL;
591 goto abort_with_fw;
592 }
593
594 /* check id */
595 hdr_offset = ntohl(*(__be32 *) (fw->data + MCP_HEADER_PTR_OFFSET));
596 if ((hdr_offset & 3) || hdr_offset + sizeof(*hdr) > fw->size) {
597 dev_err(dev, "Bad firmware file\n");
598 status = -EINVAL;
599 goto abort_with_fw;
600 }
601 hdr = (void *)(fw->data + hdr_offset);
602
603 status = myri10ge_validate_firmware(mgp, hdr);
604 if (status != 0)
605 goto abort_with_fw;
606
607 crc = crc32(~0, fw->data, fw->size);
608 for (i = 0; i < fw->size; i += 256) {
609 myri10ge_pio_copy(mgp->sram + MYRI10GE_FW_OFFSET + i,
610 fw->data + i,
611 min(256U, (unsigned)(fw->size - i)));
612 mb();
613 readb(mgp->sram);
614 }
615 fw_readback = vmalloc(fw->size);
616 if (!fw_readback) {
617 status = -ENOMEM;
618 goto abort_with_fw;
619 }
620 /* corruption checking is good for parity recovery and buggy chipset */
621 memcpy_fromio(fw_readback, mgp->sram + MYRI10GE_FW_OFFSET, fw->size);
622 reread_crc = crc32(~0, fw_readback, fw->size);
623 vfree(fw_readback);
624 if (crc != reread_crc) {
625 dev_err(dev, "CRC failed(fw-len=%u), got 0x%x (expect 0x%x)\n",
626 (unsigned)fw->size, reread_crc, crc);
627 status = -EIO;
628 goto abort_with_fw;
629 }
630 *size = (u32) fw->size;
631
632 abort_with_fw:
633 release_firmware(fw);
634
635 abort_with_nothing:
636 return status;
637 }
638
639 static int myri10ge_adopt_running_firmware(struct myri10ge_priv *mgp)
640 {
641 struct mcp_gen_header *hdr;
642 struct device *dev = &mgp->pdev->dev;
643 const size_t bytes = sizeof(struct mcp_gen_header);
644 size_t hdr_offset;
645 int status;
646
647 /* find running firmware header */
648 hdr_offset = swab32(readl(mgp->sram + MCP_HEADER_PTR_OFFSET));
649
650 if ((hdr_offset & 3) || hdr_offset + sizeof(*hdr) > mgp->sram_size) {
651 dev_err(dev, "Running firmware has bad header offset (%d)\n",
652 (int)hdr_offset);
653 return -EIO;
654 }
655
656 /* copy header of running firmware from SRAM to host memory to
657 * validate firmware */
658 hdr = kmalloc(bytes, GFP_KERNEL);
659 if (hdr == NULL) {
660 dev_err(dev, "could not malloc firmware hdr\n");
661 return -ENOMEM;
662 }
663 memcpy_fromio(hdr, mgp->sram + hdr_offset, bytes);
664 status = myri10ge_validate_firmware(mgp, hdr);
665 kfree(hdr);
666
667 /* check to see if adopted firmware has bug where adopting
668 * it will cause broadcasts to be filtered unless the NIC
669 * is kept in ALLMULTI mode */
670 if (mgp->fw_ver_major == 1 && mgp->fw_ver_minor == 4 &&
671 mgp->fw_ver_tiny >= 4 && mgp->fw_ver_tiny <= 11) {
672 mgp->adopted_rx_filter_bug = 1;
673 dev_warn(dev, "Adopting fw %d.%d.%d: "
674 "working around rx filter bug\n",
675 mgp->fw_ver_major, mgp->fw_ver_minor,
676 mgp->fw_ver_tiny);
677 }
678 return status;
679 }
680
681 static int myri10ge_get_firmware_capabilities(struct myri10ge_priv *mgp)
682 {
683 struct myri10ge_cmd cmd;
684 int status;
685
686 /* probe for IPv6 TSO support */
687 mgp->features = NETIF_F_SG | NETIF_F_HW_CSUM | NETIF_F_TSO;
688 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_MAX_TSO6_HDR_SIZE,
689 &cmd, 0);
690 if (status == 0) {
691 mgp->max_tso6 = cmd.data0;
692 mgp->features |= NETIF_F_TSO6;
693 }
694
695 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_RX_RING_SIZE, &cmd, 0);
696 if (status != 0) {
697 dev_err(&mgp->pdev->dev,
698 "failed MXGEFW_CMD_GET_RX_RING_SIZE\n");
699 return -ENXIO;
700 }
701
702 mgp->max_intr_slots = 2 * (cmd.data0 / sizeof(struct mcp_dma_addr));
703
704 return 0;
705 }
706
707 static int myri10ge_load_firmware(struct myri10ge_priv *mgp, int adopt)
708 {
709 char __iomem *submit;
710 __be32 buf[16] __attribute__ ((__aligned__(8)));
711 u32 dma_low, dma_high, size;
712 int status, i;
713
714 size = 0;
715 status = myri10ge_load_hotplug_firmware(mgp, &size);
716 if (status) {
717 if (!adopt)
718 return status;
719 dev_warn(&mgp->pdev->dev, "hotplug firmware loading failed\n");
720
721 /* Do not attempt to adopt firmware if there
722 * was a bad crc */
723 if (status == -EIO)
724 return status;
725
726 status = myri10ge_adopt_running_firmware(mgp);
727 if (status != 0) {
728 dev_err(&mgp->pdev->dev,
729 "failed to adopt running firmware\n");
730 return status;
731 }
732 dev_info(&mgp->pdev->dev,
733 "Successfully adopted running firmware\n");
734 if (mgp->tx_boundary == 4096) {
735 dev_warn(&mgp->pdev->dev,
736 "Using firmware currently running on NIC"
737 ". For optimal\n");
738 dev_warn(&mgp->pdev->dev,
739 "performance consider loading optimized "
740 "firmware\n");
741 dev_warn(&mgp->pdev->dev, "via hotplug\n");
742 }
743
744 mgp->fw_name = "adopted";
745 mgp->tx_boundary = 2048;
746 myri10ge_dummy_rdma(mgp, 1);
747 status = myri10ge_get_firmware_capabilities(mgp);
748 return status;
749 }
750
751 /* clear confirmation addr */
752 mgp->cmd->data = 0;
753 mb();
754
755 /* send a reload command to the bootstrap MCP, and wait for the
756 * response in the confirmation address. The firmware should
757 * write a -1 there to indicate it is alive and well
758 */
759 dma_low = MYRI10GE_LOWPART_TO_U32(mgp->cmd_bus);
760 dma_high = MYRI10GE_HIGHPART_TO_U32(mgp->cmd_bus);
761
762 buf[0] = htonl(dma_high); /* confirm addr MSW */
763 buf[1] = htonl(dma_low); /* confirm addr LSW */
764 buf[2] = MYRI10GE_NO_CONFIRM_DATA; /* confirm data */
765
766 /* FIX: All newest firmware should un-protect the bottom of
767 * the sram before handoff. However, the very first interfaces
768 * do not. Therefore the handoff copy must skip the first 8 bytes
769 */
770 buf[3] = htonl(MYRI10GE_FW_OFFSET + 8); /* where the code starts */
771 buf[4] = htonl(size - 8); /* length of code */
772 buf[5] = htonl(8); /* where to copy to */
773 buf[6] = htonl(0); /* where to jump to */
774
775 submit = mgp->sram + MXGEFW_BOOT_HANDOFF;
776
777 myri10ge_pio_copy(submit, &buf, sizeof(buf));
778 mb();
779 msleep(1);
780 mb();
781 i = 0;
782 while (mgp->cmd->data != MYRI10GE_NO_CONFIRM_DATA && i < 9) {
783 msleep(1 << i);
784 i++;
785 }
786 if (mgp->cmd->data != MYRI10GE_NO_CONFIRM_DATA) {
787 dev_err(&mgp->pdev->dev, "handoff failed\n");
788 return -ENXIO;
789 }
790 myri10ge_dummy_rdma(mgp, 1);
791 status = myri10ge_get_firmware_capabilities(mgp);
792
793 return status;
794 }
795
796 static int myri10ge_update_mac_address(struct myri10ge_priv *mgp, u8 * addr)
797 {
798 struct myri10ge_cmd cmd;
799 int status;
800
801 cmd.data0 = ((addr[0] << 24) | (addr[1] << 16)
802 | (addr[2] << 8) | addr[3]);
803
804 cmd.data1 = ((addr[4] << 8) | (addr[5]));
805
806 status = myri10ge_send_cmd(mgp, MXGEFW_SET_MAC_ADDRESS, &cmd, 0);
807 return status;
808 }
809
810 static int myri10ge_change_pause(struct myri10ge_priv *mgp, int pause)
811 {
812 struct myri10ge_cmd cmd;
813 int status, ctl;
814
815 ctl = pause ? MXGEFW_ENABLE_FLOW_CONTROL : MXGEFW_DISABLE_FLOW_CONTROL;
816 status = myri10ge_send_cmd(mgp, ctl, &cmd, 0);
817
818 if (status) {
819 printk(KERN_ERR
820 "myri10ge: %s: Failed to set flow control mode\n",
821 mgp->dev->name);
822 return status;
823 }
824 mgp->pause = pause;
825 return 0;
826 }
827
828 static void
829 myri10ge_change_promisc(struct myri10ge_priv *mgp, int promisc, int atomic)
830 {
831 struct myri10ge_cmd cmd;
832 int status, ctl;
833
834 ctl = promisc ? MXGEFW_ENABLE_PROMISC : MXGEFW_DISABLE_PROMISC;
835 status = myri10ge_send_cmd(mgp, ctl, &cmd, atomic);
836 if (status)
837 printk(KERN_ERR "myri10ge: %s: Failed to set promisc mode\n",
838 mgp->dev->name);
839 }
840
841 static int myri10ge_dma_test(struct myri10ge_priv *mgp, int test_type)
842 {
843 struct myri10ge_cmd cmd;
844 int status;
845 u32 len;
846 struct page *dmatest_page;
847 dma_addr_t dmatest_bus;
848 char *test = " ";
849
850 dmatest_page = alloc_page(GFP_KERNEL);
851 if (!dmatest_page)
852 return -ENOMEM;
853 dmatest_bus = pci_map_page(mgp->pdev, dmatest_page, 0, PAGE_SIZE,
854 DMA_BIDIRECTIONAL);
855
856 /* Run a small DMA test.
857 * The magic multipliers to the length tell the firmware
858 * to do DMA read, write, or read+write tests. The
859 * results are returned in cmd.data0. The upper 16
860 * bits or the return is the number of transfers completed.
861 * The lower 16 bits is the time in 0.5us ticks that the
862 * transfers took to complete.
863 */
864
865 len = mgp->tx_boundary;
866
867 cmd.data0 = MYRI10GE_LOWPART_TO_U32(dmatest_bus);
868 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(dmatest_bus);
869 cmd.data2 = len * 0x10000;
870 status = myri10ge_send_cmd(mgp, test_type, &cmd, 0);
871 if (status != 0) {
872 test = "read";
873 goto abort;
874 }
875 mgp->read_dma = ((cmd.data0 >> 16) * len * 2) / (cmd.data0 & 0xffff);
876 cmd.data0 = MYRI10GE_LOWPART_TO_U32(dmatest_bus);
877 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(dmatest_bus);
878 cmd.data2 = len * 0x1;
879 status = myri10ge_send_cmd(mgp, test_type, &cmd, 0);
880 if (status != 0) {
881 test = "write";
882 goto abort;
883 }
884 mgp->write_dma = ((cmd.data0 >> 16) * len * 2) / (cmd.data0 & 0xffff);
885
886 cmd.data0 = MYRI10GE_LOWPART_TO_U32(dmatest_bus);
887 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(dmatest_bus);
888 cmd.data2 = len * 0x10001;
889 status = myri10ge_send_cmd(mgp, test_type, &cmd, 0);
890 if (status != 0) {
891 test = "read/write";
892 goto abort;
893 }
894 mgp->read_write_dma = ((cmd.data0 >> 16) * len * 2 * 2) /
895 (cmd.data0 & 0xffff);
896
897 abort:
898 pci_unmap_page(mgp->pdev, dmatest_bus, PAGE_SIZE, DMA_BIDIRECTIONAL);
899 put_page(dmatest_page);
900
901 if (status != 0 && test_type != MXGEFW_CMD_UNALIGNED_TEST)
902 dev_warn(&mgp->pdev->dev, "DMA %s benchmark failed: %d\n",
903 test, status);
904
905 return status;
906 }
907
908 static int myri10ge_reset(struct myri10ge_priv *mgp)
909 {
910 struct myri10ge_cmd cmd;
911 struct myri10ge_slice_state *ss;
912 int i, status;
913 size_t bytes;
914 #ifdef CONFIG_MYRI10GE_DCA
915 unsigned long dca_tag_off;
916 #endif
917
918 /* try to send a reset command to the card to see if it
919 * is alive */
920 memset(&cmd, 0, sizeof(cmd));
921 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_RESET, &cmd, 0);
922 if (status != 0) {
923 dev_err(&mgp->pdev->dev, "failed reset\n");
924 return -ENXIO;
925 }
926
927 (void)myri10ge_dma_test(mgp, MXGEFW_DMA_TEST);
928 /*
929 * Use non-ndis mcp_slot (eg, 4 bytes total,
930 * no toeplitz hash value returned. Older firmware will
931 * not understand this command, but will use the correct
932 * sized mcp_slot, so we ignore error returns
933 */
934 cmd.data0 = MXGEFW_RSS_MCP_SLOT_TYPE_MIN;
935 (void)myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_RSS_MCP_SLOT_TYPE, &cmd, 0);
936
937 /* Now exchange information about interrupts */
938
939 bytes = mgp->max_intr_slots * sizeof(*mgp->ss[0].rx_done.entry);
940 cmd.data0 = (u32) bytes;
941 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_INTRQ_SIZE, &cmd, 0);
942
943 /*
944 * Even though we already know how many slices are supported
945 * via myri10ge_probe_slices() MXGEFW_CMD_GET_MAX_RSS_QUEUES
946 * has magic side effects, and must be called after a reset.
947 * It must be called prior to calling any RSS related cmds,
948 * including assigning an interrupt queue for anything but
949 * slice 0. It must also be called *after*
950 * MXGEFW_CMD_SET_INTRQ_SIZE, since the intrq size is used by
951 * the firmware to compute offsets.
952 */
953
954 if (mgp->num_slices > 1) {
955
956 /* ask the maximum number of slices it supports */
957 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_MAX_RSS_QUEUES,
958 &cmd, 0);
959 if (status != 0) {
960 dev_err(&mgp->pdev->dev,
961 "failed to get number of slices\n");
962 }
963
964 /*
965 * MXGEFW_CMD_ENABLE_RSS_QUEUES must be called prior
966 * to setting up the interrupt queue DMA
967 */
968
969 cmd.data0 = mgp->num_slices;
970 cmd.data1 = MXGEFW_SLICE_INTR_MODE_ONE_PER_SLICE;
971 if (mgp->dev->real_num_tx_queues > 1)
972 cmd.data1 |= MXGEFW_SLICE_ENABLE_MULTIPLE_TX_QUEUES;
973 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_ENABLE_RSS_QUEUES,
974 &cmd, 0);
975
976 /* Firmware older than 1.4.32 only supports multiple
977 * RX queues, so if we get an error, first retry using a
978 * single TX queue before giving up */
979 if (status != 0 && mgp->dev->real_num_tx_queues > 1) {
980 mgp->dev->real_num_tx_queues = 1;
981 cmd.data0 = mgp->num_slices;
982 cmd.data1 = MXGEFW_SLICE_INTR_MODE_ONE_PER_SLICE;
983 status = myri10ge_send_cmd(mgp,
984 MXGEFW_CMD_ENABLE_RSS_QUEUES,
985 &cmd, 0);
986 }
987
988 if (status != 0) {
989 dev_err(&mgp->pdev->dev,
990 "failed to set number of slices\n");
991
992 return status;
993 }
994 }
995 for (i = 0; i < mgp->num_slices; i++) {
996 ss = &mgp->ss[i];
997 cmd.data0 = MYRI10GE_LOWPART_TO_U32(ss->rx_done.bus);
998 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(ss->rx_done.bus);
999 cmd.data2 = i;
1000 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_INTRQ_DMA,
1001 &cmd, 0);
1002 };
1003
1004 status |=
1005 myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_IRQ_ACK_OFFSET, &cmd, 0);
1006 for (i = 0; i < mgp->num_slices; i++) {
1007 ss = &mgp->ss[i];
1008 ss->irq_claim =
1009 (__iomem __be32 *) (mgp->sram + cmd.data0 + 8 * i);
1010 }
1011 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_IRQ_DEASSERT_OFFSET,
1012 &cmd, 0);
1013 mgp->irq_deassert = (__iomem __be32 *) (mgp->sram + cmd.data0);
1014
1015 status |= myri10ge_send_cmd
1016 (mgp, MXGEFW_CMD_GET_INTR_COAL_DELAY_OFFSET, &cmd, 0);
1017 mgp->intr_coal_delay_ptr = (__iomem __be32 *) (mgp->sram + cmd.data0);
1018 if (status != 0) {
1019 dev_err(&mgp->pdev->dev, "failed set interrupt parameters\n");
1020 return status;
1021 }
1022 put_be32(htonl(mgp->intr_coal_delay), mgp->intr_coal_delay_ptr);
1023
1024 #ifdef CONFIG_MYRI10GE_DCA
1025 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_DCA_OFFSET, &cmd, 0);
1026 dca_tag_off = cmd.data0;
1027 for (i = 0; i < mgp->num_slices; i++) {
1028 ss = &mgp->ss[i];
1029 if (status == 0) {
1030 ss->dca_tag = (__iomem __be32 *)
1031 (mgp->sram + dca_tag_off + 4 * i);
1032 } else {
1033 ss->dca_tag = NULL;
1034 }
1035 }
1036 #endif /* CONFIG_MYRI10GE_DCA */
1037
1038 /* reset mcp/driver shared state back to 0 */
1039
1040 mgp->link_changes = 0;
1041 for (i = 0; i < mgp->num_slices; i++) {
1042 ss = &mgp->ss[i];
1043
1044 memset(ss->rx_done.entry, 0, bytes);
1045 ss->tx.req = 0;
1046 ss->tx.done = 0;
1047 ss->tx.pkt_start = 0;
1048 ss->tx.pkt_done = 0;
1049 ss->rx_big.cnt = 0;
1050 ss->rx_small.cnt = 0;
1051 ss->rx_done.idx = 0;
1052 ss->rx_done.cnt = 0;
1053 ss->tx.wake_queue = 0;
1054 ss->tx.stop_queue = 0;
1055 }
1056
1057 status = myri10ge_update_mac_address(mgp, mgp->dev->dev_addr);
1058 myri10ge_change_pause(mgp, mgp->pause);
1059 myri10ge_set_multicast_list(mgp->dev);
1060 return status;
1061 }
1062
1063 #ifdef CONFIG_MYRI10GE_DCA
1064 static void
1065 myri10ge_write_dca(struct myri10ge_slice_state *ss, int cpu, int tag)
1066 {
1067 ss->cpu = cpu;
1068 ss->cached_dca_tag = tag;
1069 put_be32(htonl(tag), ss->dca_tag);
1070 }
1071
1072 static inline void myri10ge_update_dca(struct myri10ge_slice_state *ss)
1073 {
1074 int cpu = get_cpu();
1075 int tag;
1076
1077 if (cpu != ss->cpu) {
1078 tag = dca_get_tag(cpu);
1079 if (ss->cached_dca_tag != tag)
1080 myri10ge_write_dca(ss, cpu, tag);
1081 }
1082 put_cpu();
1083 }
1084
1085 static void myri10ge_setup_dca(struct myri10ge_priv *mgp)
1086 {
1087 int err, i;
1088 struct pci_dev *pdev = mgp->pdev;
1089
1090 if (mgp->ss[0].dca_tag == NULL || mgp->dca_enabled)
1091 return;
1092 if (!myri10ge_dca) {
1093 dev_err(&pdev->dev, "dca disabled by administrator\n");
1094 return;
1095 }
1096 err = dca_add_requester(&pdev->dev);
1097 if (err) {
1098 if (err != -ENODEV)
1099 dev_err(&pdev->dev,
1100 "dca_add_requester() failed, err=%d\n", err);
1101 return;
1102 }
1103 mgp->dca_enabled = 1;
1104 for (i = 0; i < mgp->num_slices; i++)
1105 myri10ge_write_dca(&mgp->ss[i], -1, 0);
1106 }
1107
1108 static void myri10ge_teardown_dca(struct myri10ge_priv *mgp)
1109 {
1110 struct pci_dev *pdev = mgp->pdev;
1111 int err;
1112
1113 if (!mgp->dca_enabled)
1114 return;
1115 mgp->dca_enabled = 0;
1116 err = dca_remove_requester(&pdev->dev);
1117 }
1118
1119 static int myri10ge_notify_dca_device(struct device *dev, void *data)
1120 {
1121 struct myri10ge_priv *mgp;
1122 unsigned long event;
1123
1124 mgp = dev_get_drvdata(dev);
1125 event = *(unsigned long *)data;
1126
1127 if (event == DCA_PROVIDER_ADD)
1128 myri10ge_setup_dca(mgp);
1129 else if (event == DCA_PROVIDER_REMOVE)
1130 myri10ge_teardown_dca(mgp);
1131 return 0;
1132 }
1133 #endif /* CONFIG_MYRI10GE_DCA */
1134
1135 static inline void
1136 myri10ge_submit_8rx(struct mcp_kreq_ether_recv __iomem * dst,
1137 struct mcp_kreq_ether_recv *src)
1138 {
1139 __be32 low;
1140
1141 low = src->addr_low;
1142 src->addr_low = htonl(DMA_BIT_MASK(32));
1143 myri10ge_pio_copy(dst, src, 4 * sizeof(*src));
1144 mb();
1145 myri10ge_pio_copy(dst + 4, src + 4, 4 * sizeof(*src));
1146 mb();
1147 src->addr_low = low;
1148 put_be32(low, &dst->addr_low);
1149 mb();
1150 }
1151
1152 static inline void myri10ge_vlan_ip_csum(struct sk_buff *skb, __wsum hw_csum)
1153 {
1154 struct vlan_hdr *vh = (struct vlan_hdr *)(skb->data);
1155
1156 if ((skb->protocol == htons(ETH_P_8021Q)) &&
1157 (vh->h_vlan_encapsulated_proto == htons(ETH_P_IP) ||
1158 vh->h_vlan_encapsulated_proto == htons(ETH_P_IPV6))) {
1159 skb->csum = hw_csum;
1160 skb->ip_summed = CHECKSUM_COMPLETE;
1161 }
1162 }
1163
1164 static inline void
1165 myri10ge_rx_skb_build(struct sk_buff *skb, u8 * va,
1166 struct skb_frag_struct *rx_frags, int len, int hlen)
1167 {
1168 struct skb_frag_struct *skb_frags;
1169
1170 skb->len = skb->data_len = len;
1171 skb->truesize = len + sizeof(struct sk_buff);
1172 /* attach the page(s) */
1173
1174 skb_frags = skb_shinfo(skb)->frags;
1175 while (len > 0) {
1176 memcpy(skb_frags, rx_frags, sizeof(*skb_frags));
1177 len -= rx_frags->size;
1178 skb_frags++;
1179 rx_frags++;
1180 skb_shinfo(skb)->nr_frags++;
1181 }
1182
1183 /* pskb_may_pull is not available in irq context, but
1184 * skb_pull() (for ether_pad and eth_type_trans()) requires
1185 * the beginning of the packet in skb_headlen(), move it
1186 * manually */
1187 skb_copy_to_linear_data(skb, va, hlen);
1188 skb_shinfo(skb)->frags[0].page_offset += hlen;
1189 skb_shinfo(skb)->frags[0].size -= hlen;
1190 skb->data_len -= hlen;
1191 skb->tail += hlen;
1192 skb_pull(skb, MXGEFW_PAD);
1193 }
1194
1195 static void
1196 myri10ge_alloc_rx_pages(struct myri10ge_priv *mgp, struct myri10ge_rx_buf *rx,
1197 int bytes, int watchdog)
1198 {
1199 struct page *page;
1200 int idx;
1201
1202 if (unlikely(rx->watchdog_needed && !watchdog))
1203 return;
1204
1205 /* try to refill entire ring */
1206 while (rx->fill_cnt != (rx->cnt + rx->mask + 1)) {
1207 idx = rx->fill_cnt & rx->mask;
1208 if (rx->page_offset + bytes <= MYRI10GE_ALLOC_SIZE) {
1209 /* we can use part of previous page */
1210 get_page(rx->page);
1211 } else {
1212 /* we need a new page */
1213 page =
1214 alloc_pages(GFP_ATOMIC | __GFP_COMP,
1215 MYRI10GE_ALLOC_ORDER);
1216 if (unlikely(page == NULL)) {
1217 if (rx->fill_cnt - rx->cnt < 16)
1218 rx->watchdog_needed = 1;
1219 return;
1220 }
1221 rx->page = page;
1222 rx->page_offset = 0;
1223 rx->bus = pci_map_page(mgp->pdev, page, 0,
1224 MYRI10GE_ALLOC_SIZE,
1225 PCI_DMA_FROMDEVICE);
1226 }
1227 rx->info[idx].page = rx->page;
1228 rx->info[idx].page_offset = rx->page_offset;
1229 /* note that this is the address of the start of the
1230 * page */
1231 pci_unmap_addr_set(&rx->info[idx], bus, rx->bus);
1232 rx->shadow[idx].addr_low =
1233 htonl(MYRI10GE_LOWPART_TO_U32(rx->bus) + rx->page_offset);
1234 rx->shadow[idx].addr_high =
1235 htonl(MYRI10GE_HIGHPART_TO_U32(rx->bus));
1236
1237 /* start next packet on a cacheline boundary */
1238 rx->page_offset += SKB_DATA_ALIGN(bytes);
1239
1240 #if MYRI10GE_ALLOC_SIZE > 4096
1241 /* don't cross a 4KB boundary */
1242 if ((rx->page_offset >> 12) !=
1243 ((rx->page_offset + bytes - 1) >> 12))
1244 rx->page_offset = (rx->page_offset + 4096) & ~4095;
1245 #endif
1246 rx->fill_cnt++;
1247
1248 /* copy 8 descriptors to the firmware at a time */
1249 if ((idx & 7) == 7) {
1250 myri10ge_submit_8rx(&rx->lanai[idx - 7],
1251 &rx->shadow[idx - 7]);
1252 }
1253 }
1254 }
1255
1256 static inline void
1257 myri10ge_unmap_rx_page(struct pci_dev *pdev,
1258 struct myri10ge_rx_buffer_state *info, int bytes)
1259 {
1260 /* unmap the recvd page if we're the only or last user of it */
1261 if (bytes >= MYRI10GE_ALLOC_SIZE / 2 ||
1262 (info->page_offset + 2 * bytes) > MYRI10GE_ALLOC_SIZE) {
1263 pci_unmap_page(pdev, (pci_unmap_addr(info, bus)
1264 & ~(MYRI10GE_ALLOC_SIZE - 1)),
1265 MYRI10GE_ALLOC_SIZE, PCI_DMA_FROMDEVICE);
1266 }
1267 }
1268
1269 #define MYRI10GE_HLEN 64 /* The number of bytes to copy from a
1270 * page into an skb */
1271
1272 static inline int
1273 myri10ge_rx_done(struct myri10ge_slice_state *ss, struct myri10ge_rx_buf *rx,
1274 int bytes, int len, __wsum csum)
1275 {
1276 struct myri10ge_priv *mgp = ss->mgp;
1277 struct sk_buff *skb;
1278 struct skb_frag_struct rx_frags[MYRI10GE_MAX_FRAGS_PER_FRAME];
1279 int i, idx, hlen, remainder;
1280 struct pci_dev *pdev = mgp->pdev;
1281 struct net_device *dev = mgp->dev;
1282 u8 *va;
1283
1284 len += MXGEFW_PAD;
1285 idx = rx->cnt & rx->mask;
1286 va = page_address(rx->info[idx].page) + rx->info[idx].page_offset;
1287 prefetch(va);
1288 /* Fill skb_frag_struct(s) with data from our receive */
1289 for (i = 0, remainder = len; remainder > 0; i++) {
1290 myri10ge_unmap_rx_page(pdev, &rx->info[idx], bytes);
1291 rx_frags[i].page = rx->info[idx].page;
1292 rx_frags[i].page_offset = rx->info[idx].page_offset;
1293 if (remainder < MYRI10GE_ALLOC_SIZE)
1294 rx_frags[i].size = remainder;
1295 else
1296 rx_frags[i].size = MYRI10GE_ALLOC_SIZE;
1297 rx->cnt++;
1298 idx = rx->cnt & rx->mask;
1299 remainder -= MYRI10GE_ALLOC_SIZE;
1300 }
1301
1302 if (dev->features & NETIF_F_LRO) {
1303 rx_frags[0].page_offset += MXGEFW_PAD;
1304 rx_frags[0].size -= MXGEFW_PAD;
1305 len -= MXGEFW_PAD;
1306 lro_receive_frags(&ss->rx_done.lro_mgr, rx_frags,
1307 /* opaque, will come back in get_frag_header */
1308 len, len,
1309 (void *)(__force unsigned long)csum, csum);
1310
1311 return 1;
1312 }
1313
1314 hlen = MYRI10GE_HLEN > len ? len : MYRI10GE_HLEN;
1315
1316 /* allocate an skb to attach the page(s) to. This is done
1317 * after trying LRO, so as to avoid skb allocation overheads */
1318
1319 skb = netdev_alloc_skb(dev, MYRI10GE_HLEN + 16);
1320 if (unlikely(skb == NULL)) {
1321 ss->stats.rx_dropped++;
1322 do {
1323 i--;
1324 put_page(rx_frags[i].page);
1325 } while (i != 0);
1326 return 0;
1327 }
1328
1329 /* Attach the pages to the skb, and trim off any padding */
1330 myri10ge_rx_skb_build(skb, va, rx_frags, len, hlen);
1331 if (skb_shinfo(skb)->frags[0].size <= 0) {
1332 put_page(skb_shinfo(skb)->frags[0].page);
1333 skb_shinfo(skb)->nr_frags = 0;
1334 }
1335 skb->protocol = eth_type_trans(skb, dev);
1336 skb_record_rx_queue(skb, ss - &mgp->ss[0]);
1337
1338 if (mgp->csum_flag) {
1339 if ((skb->protocol == htons(ETH_P_IP)) ||
1340 (skb->protocol == htons(ETH_P_IPV6))) {
1341 skb->csum = csum;
1342 skb->ip_summed = CHECKSUM_COMPLETE;
1343 } else
1344 myri10ge_vlan_ip_csum(skb, csum);
1345 }
1346 netif_receive_skb(skb);
1347 return 1;
1348 }
1349
1350 static inline void
1351 myri10ge_tx_done(struct myri10ge_slice_state *ss, int mcp_index)
1352 {
1353 struct pci_dev *pdev = ss->mgp->pdev;
1354 struct myri10ge_tx_buf *tx = &ss->tx;
1355 struct netdev_queue *dev_queue;
1356 struct sk_buff *skb;
1357 int idx, len;
1358
1359 while (tx->pkt_done != mcp_index) {
1360 idx = tx->done & tx->mask;
1361 skb = tx->info[idx].skb;
1362
1363 /* Mark as free */
1364 tx->info[idx].skb = NULL;
1365 if (tx->info[idx].last) {
1366 tx->pkt_done++;
1367 tx->info[idx].last = 0;
1368 }
1369 tx->done++;
1370 len = pci_unmap_len(&tx->info[idx], len);
1371 pci_unmap_len_set(&tx->info[idx], len, 0);
1372 if (skb) {
1373 ss->stats.tx_bytes += skb->len;
1374 ss->stats.tx_packets++;
1375 dev_kfree_skb_irq(skb);
1376 if (len)
1377 pci_unmap_single(pdev,
1378 pci_unmap_addr(&tx->info[idx],
1379 bus), len,
1380 PCI_DMA_TODEVICE);
1381 } else {
1382 if (len)
1383 pci_unmap_page(pdev,
1384 pci_unmap_addr(&tx->info[idx],
1385 bus), len,
1386 PCI_DMA_TODEVICE);
1387 }
1388 }
1389
1390 dev_queue = netdev_get_tx_queue(ss->dev, ss - ss->mgp->ss);
1391 /*
1392 * Make a minimal effort to prevent the NIC from polling an
1393 * idle tx queue. If we can't get the lock we leave the queue
1394 * active. In this case, either a thread was about to start
1395 * using the queue anyway, or we lost a race and the NIC will
1396 * waste some of its resources polling an inactive queue for a
1397 * while.
1398 */
1399
1400 if ((ss->mgp->dev->real_num_tx_queues > 1) &&
1401 __netif_tx_trylock(dev_queue)) {
1402 if (tx->req == tx->done) {
1403 tx->queue_active = 0;
1404 put_be32(htonl(1), tx->send_stop);
1405 mb();
1406 mmiowb();
1407 }
1408 __netif_tx_unlock(dev_queue);
1409 }
1410
1411 /* start the queue if we've stopped it */
1412 if (netif_tx_queue_stopped(dev_queue)
1413 && tx->req - tx->done < (tx->mask >> 1)) {
1414 tx->wake_queue++;
1415 netif_tx_wake_queue(dev_queue);
1416 }
1417 }
1418
1419 static inline int
1420 myri10ge_clean_rx_done(struct myri10ge_slice_state *ss, int budget)
1421 {
1422 struct myri10ge_rx_done *rx_done = &ss->rx_done;
1423 struct myri10ge_priv *mgp = ss->mgp;
1424 struct net_device *netdev = mgp->dev;
1425 unsigned long rx_bytes = 0;
1426 unsigned long rx_packets = 0;
1427 unsigned long rx_ok;
1428
1429 int idx = rx_done->idx;
1430 int cnt = rx_done->cnt;
1431 int work_done = 0;
1432 u16 length;
1433 __wsum checksum;
1434
1435 while (rx_done->entry[idx].length != 0 && work_done < budget) {
1436 length = ntohs(rx_done->entry[idx].length);
1437 rx_done->entry[idx].length = 0;
1438 checksum = csum_unfold(rx_done->entry[idx].checksum);
1439 if (length <= mgp->small_bytes)
1440 rx_ok = myri10ge_rx_done(ss, &ss->rx_small,
1441 mgp->small_bytes,
1442 length, checksum);
1443 else
1444 rx_ok = myri10ge_rx_done(ss, &ss->rx_big,
1445 mgp->big_bytes,
1446 length, checksum);
1447 rx_packets += rx_ok;
1448 rx_bytes += rx_ok * (unsigned long)length;
1449 cnt++;
1450 idx = cnt & (mgp->max_intr_slots - 1);
1451 work_done++;
1452 }
1453 rx_done->idx = idx;
1454 rx_done->cnt = cnt;
1455 ss->stats.rx_packets += rx_packets;
1456 ss->stats.rx_bytes += rx_bytes;
1457
1458 if (netdev->features & NETIF_F_LRO)
1459 lro_flush_all(&rx_done->lro_mgr);
1460
1461 /* restock receive rings if needed */
1462 if (ss->rx_small.fill_cnt - ss->rx_small.cnt < myri10ge_fill_thresh)
1463 myri10ge_alloc_rx_pages(mgp, &ss->rx_small,
1464 mgp->small_bytes + MXGEFW_PAD, 0);
1465 if (ss->rx_big.fill_cnt - ss->rx_big.cnt < myri10ge_fill_thresh)
1466 myri10ge_alloc_rx_pages(mgp, &ss->rx_big, mgp->big_bytes, 0);
1467
1468 return work_done;
1469 }
1470
1471 static inline void myri10ge_check_statblock(struct myri10ge_priv *mgp)
1472 {
1473 struct mcp_irq_data *stats = mgp->ss[0].fw_stats;
1474
1475 if (unlikely(stats->stats_updated)) {
1476 unsigned link_up = ntohl(stats->link_up);
1477 if (mgp->link_state != link_up) {
1478 mgp->link_state = link_up;
1479
1480 if (mgp->link_state == MXGEFW_LINK_UP) {
1481 if (netif_msg_link(mgp))
1482 printk(KERN_INFO
1483 "myri10ge: %s: link up\n",
1484 mgp->dev->name);
1485 netif_carrier_on(mgp->dev);
1486 mgp->link_changes++;
1487 } else {
1488 if (netif_msg_link(mgp))
1489 printk(KERN_INFO
1490 "myri10ge: %s: link %s\n",
1491 mgp->dev->name,
1492 (link_up == MXGEFW_LINK_MYRINET ?
1493 "mismatch (Myrinet detected)" :
1494 "down"));
1495 netif_carrier_off(mgp->dev);
1496 mgp->link_changes++;
1497 }
1498 }
1499 if (mgp->rdma_tags_available !=
1500 ntohl(stats->rdma_tags_available)) {
1501 mgp->rdma_tags_available =
1502 ntohl(stats->rdma_tags_available);
1503 printk(KERN_WARNING "myri10ge: %s: RDMA timed out! "
1504 "%d tags left\n", mgp->dev->name,
1505 mgp->rdma_tags_available);
1506 }
1507 mgp->down_cnt += stats->link_down;
1508 if (stats->link_down)
1509 wake_up(&mgp->down_wq);
1510 }
1511 }
1512
1513 static int myri10ge_poll(struct napi_struct *napi, int budget)
1514 {
1515 struct myri10ge_slice_state *ss =
1516 container_of(napi, struct myri10ge_slice_state, napi);
1517 int work_done;
1518
1519 #ifdef CONFIG_MYRI10GE_DCA
1520 if (ss->mgp->dca_enabled)
1521 myri10ge_update_dca(ss);
1522 #endif
1523
1524 /* process as many rx events as NAPI will allow */
1525 work_done = myri10ge_clean_rx_done(ss, budget);
1526
1527 if (work_done < budget) {
1528 napi_complete(napi);
1529 put_be32(htonl(3), ss->irq_claim);
1530 }
1531 return work_done;
1532 }
1533
1534 static irqreturn_t myri10ge_intr(int irq, void *arg)
1535 {
1536 struct myri10ge_slice_state *ss = arg;
1537 struct myri10ge_priv *mgp = ss->mgp;
1538 struct mcp_irq_data *stats = ss->fw_stats;
1539 struct myri10ge_tx_buf *tx = &ss->tx;
1540 u32 send_done_count;
1541 int i;
1542
1543 /* an interrupt on a non-zero receive-only slice is implicitly
1544 * valid since MSI-X irqs are not shared */
1545 if ((mgp->dev->real_num_tx_queues == 1) && (ss != mgp->ss)) {
1546 napi_schedule(&ss->napi);
1547 return (IRQ_HANDLED);
1548 }
1549
1550 /* make sure it is our IRQ, and that the DMA has finished */
1551 if (unlikely(!stats->valid))
1552 return (IRQ_NONE);
1553
1554 /* low bit indicates receives are present, so schedule
1555 * napi poll handler */
1556 if (stats->valid & 1)
1557 napi_schedule(&ss->napi);
1558
1559 if (!mgp->msi_enabled && !mgp->msix_enabled) {
1560 put_be32(0, mgp->irq_deassert);
1561 if (!myri10ge_deassert_wait)
1562 stats->valid = 0;
1563 mb();
1564 } else
1565 stats->valid = 0;
1566
1567 /* Wait for IRQ line to go low, if using INTx */
1568 i = 0;
1569 while (1) {
1570 i++;
1571 /* check for transmit completes and receives */
1572 send_done_count = ntohl(stats->send_done_count);
1573 if (send_done_count != tx->pkt_done)
1574 myri10ge_tx_done(ss, (int)send_done_count);
1575 if (unlikely(i > myri10ge_max_irq_loops)) {
1576 printk(KERN_WARNING "myri10ge: %s: irq stuck?\n",
1577 mgp->dev->name);
1578 stats->valid = 0;
1579 schedule_work(&mgp->watchdog_work);
1580 }
1581 if (likely(stats->valid == 0))
1582 break;
1583 cpu_relax();
1584 barrier();
1585 }
1586
1587 /* Only slice 0 updates stats */
1588 if (ss == mgp->ss)
1589 myri10ge_check_statblock(mgp);
1590
1591 put_be32(htonl(3), ss->irq_claim + 1);
1592 return (IRQ_HANDLED);
1593 }
1594
1595 static int
1596 myri10ge_get_settings(struct net_device *netdev, struct ethtool_cmd *cmd)
1597 {
1598 struct myri10ge_priv *mgp = netdev_priv(netdev);
1599 char *ptr;
1600 int i;
1601
1602 cmd->autoneg = AUTONEG_DISABLE;
1603 cmd->speed = SPEED_10000;
1604 cmd->duplex = DUPLEX_FULL;
1605
1606 /*
1607 * parse the product code to deterimine the interface type
1608 * (CX4, XFP, Quad Ribbon Fiber) by looking at the character
1609 * after the 3rd dash in the driver's cached copy of the
1610 * EEPROM's product code string.
1611 */
1612 ptr = mgp->product_code_string;
1613 if (ptr == NULL) {
1614 printk(KERN_ERR "myri10ge: %s: Missing product code\n",
1615 netdev->name);
1616 return 0;
1617 }
1618 for (i = 0; i < 3; i++, ptr++) {
1619 ptr = strchr(ptr, '-');
1620 if (ptr == NULL) {
1621 printk(KERN_ERR "myri10ge: %s: Invalid product "
1622 "code %s\n", netdev->name,
1623 mgp->product_code_string);
1624 return 0;
1625 }
1626 }
1627 if (*ptr == '2')
1628 ptr++;
1629 if (*ptr == 'R' || *ptr == 'Q' || *ptr == 'S') {
1630 /* We've found either an XFP, quad ribbon fiber, or SFP+ */
1631 cmd->port = PORT_FIBRE;
1632 cmd->supported |= SUPPORTED_FIBRE;
1633 cmd->advertising |= ADVERTISED_FIBRE;
1634 } else {
1635 cmd->port = PORT_OTHER;
1636 }
1637 if (*ptr == 'R' || *ptr == 'S')
1638 cmd->transceiver = XCVR_EXTERNAL;
1639 else
1640 cmd->transceiver = XCVR_INTERNAL;
1641
1642 return 0;
1643 }
1644
1645 static void
1646 myri10ge_get_drvinfo(struct net_device *netdev, struct ethtool_drvinfo *info)
1647 {
1648 struct myri10ge_priv *mgp = netdev_priv(netdev);
1649
1650 strlcpy(info->driver, "myri10ge", sizeof(info->driver));
1651 strlcpy(info->version, MYRI10GE_VERSION_STR, sizeof(info->version));
1652 strlcpy(info->fw_version, mgp->fw_version, sizeof(info->fw_version));
1653 strlcpy(info->bus_info, pci_name(mgp->pdev), sizeof(info->bus_info));
1654 }
1655
1656 static int
1657 myri10ge_get_coalesce(struct net_device *netdev, struct ethtool_coalesce *coal)
1658 {
1659 struct myri10ge_priv *mgp = netdev_priv(netdev);
1660
1661 coal->rx_coalesce_usecs = mgp->intr_coal_delay;
1662 return 0;
1663 }
1664
1665 static int
1666 myri10ge_set_coalesce(struct net_device *netdev, struct ethtool_coalesce *coal)
1667 {
1668 struct myri10ge_priv *mgp = netdev_priv(netdev);
1669
1670 mgp->intr_coal_delay = coal->rx_coalesce_usecs;
1671 put_be32(htonl(mgp->intr_coal_delay), mgp->intr_coal_delay_ptr);
1672 return 0;
1673 }
1674
1675 static void
1676 myri10ge_get_pauseparam(struct net_device *netdev,
1677 struct ethtool_pauseparam *pause)
1678 {
1679 struct myri10ge_priv *mgp = netdev_priv(netdev);
1680
1681 pause->autoneg = 0;
1682 pause->rx_pause = mgp->pause;
1683 pause->tx_pause = mgp->pause;
1684 }
1685
1686 static int
1687 myri10ge_set_pauseparam(struct net_device *netdev,
1688 struct ethtool_pauseparam *pause)
1689 {
1690 struct myri10ge_priv *mgp = netdev_priv(netdev);
1691
1692 if (pause->tx_pause != mgp->pause)
1693 return myri10ge_change_pause(mgp, pause->tx_pause);
1694 if (pause->rx_pause != mgp->pause)
1695 return myri10ge_change_pause(mgp, pause->tx_pause);
1696 if (pause->autoneg != 0)
1697 return -EINVAL;
1698 return 0;
1699 }
1700
1701 static void
1702 myri10ge_get_ringparam(struct net_device *netdev,
1703 struct ethtool_ringparam *ring)
1704 {
1705 struct myri10ge_priv *mgp = netdev_priv(netdev);
1706
1707 ring->rx_mini_max_pending = mgp->ss[0].rx_small.mask + 1;
1708 ring->rx_max_pending = mgp->ss[0].rx_big.mask + 1;
1709 ring->rx_jumbo_max_pending = 0;
1710 ring->tx_max_pending = mgp->ss[0].tx.mask + 1;
1711 ring->rx_mini_pending = ring->rx_mini_max_pending;
1712 ring->rx_pending = ring->rx_max_pending;
1713 ring->rx_jumbo_pending = ring->rx_jumbo_max_pending;
1714 ring->tx_pending = ring->tx_max_pending;
1715 }
1716
1717 static u32 myri10ge_get_rx_csum(struct net_device *netdev)
1718 {
1719 struct myri10ge_priv *mgp = netdev_priv(netdev);
1720
1721 if (mgp->csum_flag)
1722 return 1;
1723 else
1724 return 0;
1725 }
1726
1727 static int myri10ge_set_rx_csum(struct net_device *netdev, u32 csum_enabled)
1728 {
1729 struct myri10ge_priv *mgp = netdev_priv(netdev);
1730 int err = 0;
1731
1732 if (csum_enabled)
1733 mgp->csum_flag = MXGEFW_FLAGS_CKSUM;
1734 else {
1735 u32 flags = ethtool_op_get_flags(netdev);
1736 err = ethtool_op_set_flags(netdev, (flags & ~ETH_FLAG_LRO));
1737 mgp->csum_flag = 0;
1738
1739 }
1740 return err;
1741 }
1742
1743 static int myri10ge_set_tso(struct net_device *netdev, u32 tso_enabled)
1744 {
1745 struct myri10ge_priv *mgp = netdev_priv(netdev);
1746 unsigned long flags = mgp->features & (NETIF_F_TSO6 | NETIF_F_TSO);
1747
1748 if (tso_enabled)
1749 netdev->features |= flags;
1750 else
1751 netdev->features &= ~flags;
1752 return 0;
1753 }
1754
1755 static const char myri10ge_gstrings_main_stats[][ETH_GSTRING_LEN] = {
1756 "rx_packets", "tx_packets", "rx_bytes", "tx_bytes", "rx_errors",
1757 "tx_errors", "rx_dropped", "tx_dropped", "multicast", "collisions",
1758 "rx_length_errors", "rx_over_errors", "rx_crc_errors",
1759 "rx_frame_errors", "rx_fifo_errors", "rx_missed_errors",
1760 "tx_aborted_errors", "tx_carrier_errors", "tx_fifo_errors",
1761 "tx_heartbeat_errors", "tx_window_errors",
1762 /* device-specific stats */
1763 "tx_boundary", "WC", "irq", "MSI", "MSIX",
1764 "read_dma_bw_MBs", "write_dma_bw_MBs", "read_write_dma_bw_MBs",
1765 "serial_number", "watchdog_resets",
1766 #ifdef CONFIG_MYRI10GE_DCA
1767 "dca_capable_firmware", "dca_device_present",
1768 #endif
1769 "link_changes", "link_up", "dropped_link_overflow",
1770 "dropped_link_error_or_filtered",
1771 "dropped_pause", "dropped_bad_phy", "dropped_bad_crc32",
1772 "dropped_unicast_filtered", "dropped_multicast_filtered",
1773 "dropped_runt", "dropped_overrun", "dropped_no_small_buffer",
1774 "dropped_no_big_buffer"
1775 };
1776
1777 static const char myri10ge_gstrings_slice_stats[][ETH_GSTRING_LEN] = {
1778 "----------- slice ---------",
1779 "tx_pkt_start", "tx_pkt_done", "tx_req", "tx_done",
1780 "rx_small_cnt", "rx_big_cnt",
1781 "wake_queue", "stop_queue", "tx_linearized", "LRO aggregated",
1782 "LRO flushed",
1783 "LRO avg aggr", "LRO no_desc"
1784 };
1785
1786 #define MYRI10GE_NET_STATS_LEN 21
1787 #define MYRI10GE_MAIN_STATS_LEN ARRAY_SIZE(myri10ge_gstrings_main_stats)
1788 #define MYRI10GE_SLICE_STATS_LEN ARRAY_SIZE(myri10ge_gstrings_slice_stats)
1789
1790 static void
1791 myri10ge_get_strings(struct net_device *netdev, u32 stringset, u8 * data)
1792 {
1793 struct myri10ge_priv *mgp = netdev_priv(netdev);
1794 int i;
1795
1796 switch (stringset) {
1797 case ETH_SS_STATS:
1798 memcpy(data, *myri10ge_gstrings_main_stats,
1799 sizeof(myri10ge_gstrings_main_stats));
1800 data += sizeof(myri10ge_gstrings_main_stats);
1801 for (i = 0; i < mgp->num_slices; i++) {
1802 memcpy(data, *myri10ge_gstrings_slice_stats,
1803 sizeof(myri10ge_gstrings_slice_stats));
1804 data += sizeof(myri10ge_gstrings_slice_stats);
1805 }
1806 break;
1807 }
1808 }
1809
1810 static int myri10ge_get_sset_count(struct net_device *netdev, int sset)
1811 {
1812 struct myri10ge_priv *mgp = netdev_priv(netdev);
1813
1814 switch (sset) {
1815 case ETH_SS_STATS:
1816 return MYRI10GE_MAIN_STATS_LEN +
1817 mgp->num_slices * MYRI10GE_SLICE_STATS_LEN;
1818 default:
1819 return -EOPNOTSUPP;
1820 }
1821 }
1822
1823 static void
1824 myri10ge_get_ethtool_stats(struct net_device *netdev,
1825 struct ethtool_stats *stats, u64 * data)
1826 {
1827 struct myri10ge_priv *mgp = netdev_priv(netdev);
1828 struct myri10ge_slice_state *ss;
1829 int slice;
1830 int i;
1831
1832 /* force stats update */
1833 (void)myri10ge_get_stats(netdev);
1834 for (i = 0; i < MYRI10GE_NET_STATS_LEN; i++)
1835 data[i] = ((unsigned long *)&mgp->stats)[i];
1836
1837 data[i++] = (unsigned int)mgp->tx_boundary;
1838 data[i++] = (unsigned int)mgp->wc_enabled;
1839 data[i++] = (unsigned int)mgp->pdev->irq;
1840 data[i++] = (unsigned int)mgp->msi_enabled;
1841 data[i++] = (unsigned int)mgp->msix_enabled;
1842 data[i++] = (unsigned int)mgp->read_dma;
1843 data[i++] = (unsigned int)mgp->write_dma;
1844 data[i++] = (unsigned int)mgp->read_write_dma;
1845 data[i++] = (unsigned int)mgp->serial_number;
1846 data[i++] = (unsigned int)mgp->watchdog_resets;
1847 #ifdef CONFIG_MYRI10GE_DCA
1848 data[i++] = (unsigned int)(mgp->ss[0].dca_tag != NULL);
1849 data[i++] = (unsigned int)(mgp->dca_enabled);
1850 #endif
1851 data[i++] = (unsigned int)mgp->link_changes;
1852
1853 /* firmware stats are useful only in the first slice */
1854 ss = &mgp->ss[0];
1855 data[i++] = (unsigned int)ntohl(ss->fw_stats->link_up);
1856 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_link_overflow);
1857 data[i++] =
1858 (unsigned int)ntohl(ss->fw_stats->dropped_link_error_or_filtered);
1859 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_pause);
1860 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_bad_phy);
1861 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_bad_crc32);
1862 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_unicast_filtered);
1863 data[i++] =
1864 (unsigned int)ntohl(ss->fw_stats->dropped_multicast_filtered);
1865 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_runt);
1866 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_overrun);
1867 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_no_small_buffer);
1868 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_no_big_buffer);
1869
1870 for (slice = 0; slice < mgp->num_slices; slice++) {
1871 ss = &mgp->ss[slice];
1872 data[i++] = slice;
1873 data[i++] = (unsigned int)ss->tx.pkt_start;
1874 data[i++] = (unsigned int)ss->tx.pkt_done;
1875 data[i++] = (unsigned int)ss->tx.req;
1876 data[i++] = (unsigned int)ss->tx.done;
1877 data[i++] = (unsigned int)ss->rx_small.cnt;
1878 data[i++] = (unsigned int)ss->rx_big.cnt;
1879 data[i++] = (unsigned int)ss->tx.wake_queue;
1880 data[i++] = (unsigned int)ss->tx.stop_queue;
1881 data[i++] = (unsigned int)ss->tx.linearized;
1882 data[i++] = ss->rx_done.lro_mgr.stats.aggregated;
1883 data[i++] = ss->rx_done.lro_mgr.stats.flushed;
1884 if (ss->rx_done.lro_mgr.stats.flushed)
1885 data[i++] = ss->rx_done.lro_mgr.stats.aggregated /
1886 ss->rx_done.lro_mgr.stats.flushed;
1887 else
1888 data[i++] = 0;
1889 data[i++] = ss->rx_done.lro_mgr.stats.no_desc;
1890 }
1891 }
1892
1893 static void myri10ge_set_msglevel(struct net_device *netdev, u32 value)
1894 {
1895 struct myri10ge_priv *mgp = netdev_priv(netdev);
1896 mgp->msg_enable = value;
1897 }
1898
1899 static u32 myri10ge_get_msglevel(struct net_device *netdev)
1900 {
1901 struct myri10ge_priv *mgp = netdev_priv(netdev);
1902 return mgp->msg_enable;
1903 }
1904
1905 static const struct ethtool_ops myri10ge_ethtool_ops = {
1906 .get_settings = myri10ge_get_settings,
1907 .get_drvinfo = myri10ge_get_drvinfo,
1908 .get_coalesce = myri10ge_get_coalesce,
1909 .set_coalesce = myri10ge_set_coalesce,
1910 .get_pauseparam = myri10ge_get_pauseparam,
1911 .set_pauseparam = myri10ge_set_pauseparam,
1912 .get_ringparam = myri10ge_get_ringparam,
1913 .get_rx_csum = myri10ge_get_rx_csum,
1914 .set_rx_csum = myri10ge_set_rx_csum,
1915 .set_tx_csum = ethtool_op_set_tx_hw_csum,
1916 .set_sg = ethtool_op_set_sg,
1917 .set_tso = myri10ge_set_tso,
1918 .get_link = ethtool_op_get_link,
1919 .get_strings = myri10ge_get_strings,
1920 .get_sset_count = myri10ge_get_sset_count,
1921 .get_ethtool_stats = myri10ge_get_ethtool_stats,
1922 .set_msglevel = myri10ge_set_msglevel,
1923 .get_msglevel = myri10ge_get_msglevel,
1924 .get_flags = ethtool_op_get_flags,
1925 .set_flags = ethtool_op_set_flags
1926 };
1927
1928 static int myri10ge_allocate_rings(struct myri10ge_slice_state *ss)
1929 {
1930 struct myri10ge_priv *mgp = ss->mgp;
1931 struct myri10ge_cmd cmd;
1932 struct net_device *dev = mgp->dev;
1933 int tx_ring_size, rx_ring_size;
1934 int tx_ring_entries, rx_ring_entries;
1935 int i, slice, status;
1936 size_t bytes;
1937
1938 /* get ring sizes */
1939 slice = ss - mgp->ss;
1940 cmd.data0 = slice;
1941 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_SEND_RING_SIZE, &cmd, 0);
1942 tx_ring_size = cmd.data0;
1943 cmd.data0 = slice;
1944 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_RX_RING_SIZE, &cmd, 0);
1945 if (status != 0)
1946 return status;
1947 rx_ring_size = cmd.data0;
1948
1949 tx_ring_entries = tx_ring_size / sizeof(struct mcp_kreq_ether_send);
1950 rx_ring_entries = rx_ring_size / sizeof(struct mcp_dma_addr);
1951 ss->tx.mask = tx_ring_entries - 1;
1952 ss->rx_small.mask = ss->rx_big.mask = rx_ring_entries - 1;
1953
1954 status = -ENOMEM;
1955
1956 /* allocate the host shadow rings */
1957
1958 bytes = 8 + (MYRI10GE_MAX_SEND_DESC_TSO + 4)
1959 * sizeof(*ss->tx.req_list);
1960 ss->tx.req_bytes = kzalloc(bytes, GFP_KERNEL);
1961 if (ss->tx.req_bytes == NULL)
1962 goto abort_with_nothing;
1963
1964 /* ensure req_list entries are aligned to 8 bytes */
1965 ss->tx.req_list = (struct mcp_kreq_ether_send *)
1966 ALIGN((unsigned long)ss->tx.req_bytes, 8);
1967 ss->tx.queue_active = 0;
1968
1969 bytes = rx_ring_entries * sizeof(*ss->rx_small.shadow);
1970 ss->rx_small.shadow = kzalloc(bytes, GFP_KERNEL);
1971 if (ss->rx_small.shadow == NULL)
1972 goto abort_with_tx_req_bytes;
1973
1974 bytes = rx_ring_entries * sizeof(*ss->rx_big.shadow);
1975 ss->rx_big.shadow = kzalloc(bytes, GFP_KERNEL);
1976 if (ss->rx_big.shadow == NULL)
1977 goto abort_with_rx_small_shadow;
1978
1979 /* allocate the host info rings */
1980
1981 bytes = tx_ring_entries * sizeof(*ss->tx.info);
1982 ss->tx.info = kzalloc(bytes, GFP_KERNEL);
1983 if (ss->tx.info == NULL)
1984 goto abort_with_rx_big_shadow;
1985
1986 bytes = rx_ring_entries * sizeof(*ss->rx_small.info);
1987 ss->rx_small.info = kzalloc(bytes, GFP_KERNEL);
1988 if (ss->rx_small.info == NULL)
1989 goto abort_with_tx_info;
1990
1991 bytes = rx_ring_entries * sizeof(*ss->rx_big.info);
1992 ss->rx_big.info = kzalloc(bytes, GFP_KERNEL);
1993 if (ss->rx_big.info == NULL)
1994 goto abort_with_rx_small_info;
1995
1996 /* Fill the receive rings */
1997 ss->rx_big.cnt = 0;
1998 ss->rx_small.cnt = 0;
1999 ss->rx_big.fill_cnt = 0;
2000 ss->rx_small.fill_cnt = 0;
2001 ss->rx_small.page_offset = MYRI10GE_ALLOC_SIZE;
2002 ss->rx_big.page_offset = MYRI10GE_ALLOC_SIZE;
2003 ss->rx_small.watchdog_needed = 0;
2004 ss->rx_big.watchdog_needed = 0;
2005 myri10ge_alloc_rx_pages(mgp, &ss->rx_small,
2006 mgp->small_bytes + MXGEFW_PAD, 0);
2007
2008 if (ss->rx_small.fill_cnt < ss->rx_small.mask + 1) {
2009 printk(KERN_ERR
2010 "myri10ge: %s:slice-%d: alloced only %d small bufs\n",
2011 dev->name, slice, ss->rx_small.fill_cnt);
2012 goto abort_with_rx_small_ring;
2013 }
2014
2015 myri10ge_alloc_rx_pages(mgp, &ss->rx_big, mgp->big_bytes, 0);
2016 if (ss->rx_big.fill_cnt < ss->rx_big.mask + 1) {
2017 printk(KERN_ERR
2018 "myri10ge: %s:slice-%d: alloced only %d big bufs\n",
2019 dev->name, slice, ss->rx_big.fill_cnt);
2020 goto abort_with_rx_big_ring;
2021 }
2022
2023 return 0;
2024
2025 abort_with_rx_big_ring:
2026 for (i = ss->rx_big.cnt; i < ss->rx_big.fill_cnt; i++) {
2027 int idx = i & ss->rx_big.mask;
2028 myri10ge_unmap_rx_page(mgp->pdev, &ss->rx_big.info[idx],
2029 mgp->big_bytes);
2030 put_page(ss->rx_big.info[idx].page);
2031 }
2032
2033 abort_with_rx_small_ring:
2034 for (i = ss->rx_small.cnt; i < ss->rx_small.fill_cnt; i++) {
2035 int idx = i & ss->rx_small.mask;
2036 myri10ge_unmap_rx_page(mgp->pdev, &ss->rx_small.info[idx],
2037 mgp->small_bytes + MXGEFW_PAD);
2038 put_page(ss->rx_small.info[idx].page);
2039 }
2040
2041 kfree(ss->rx_big.info);
2042
2043 abort_with_rx_small_info:
2044 kfree(ss->rx_small.info);
2045
2046 abort_with_tx_info:
2047 kfree(ss->tx.info);
2048
2049 abort_with_rx_big_shadow:
2050 kfree(ss->rx_big.shadow);
2051
2052 abort_with_rx_small_shadow:
2053 kfree(ss->rx_small.shadow);
2054
2055 abort_with_tx_req_bytes:
2056 kfree(ss->tx.req_bytes);
2057 ss->tx.req_bytes = NULL;
2058 ss->tx.req_list = NULL;
2059
2060 abort_with_nothing:
2061 return status;
2062 }
2063
2064 static void myri10ge_free_rings(struct myri10ge_slice_state *ss)
2065 {
2066 struct myri10ge_priv *mgp = ss->mgp;
2067 struct sk_buff *skb;
2068 struct myri10ge_tx_buf *tx;
2069 int i, len, idx;
2070
2071 /* If not allocated, skip it */
2072 if (ss->tx.req_list == NULL)
2073 return;
2074
2075 for (i = ss->rx_big.cnt; i < ss->rx_big.fill_cnt; i++) {
2076 idx = i & ss->rx_big.mask;
2077 if (i == ss->rx_big.fill_cnt - 1)
2078 ss->rx_big.info[idx].page_offset = MYRI10GE_ALLOC_SIZE;
2079 myri10ge_unmap_rx_page(mgp->pdev, &ss->rx_big.info[idx],
2080 mgp->big_bytes);
2081 put_page(ss->rx_big.info[idx].page);
2082 }
2083
2084 for (i = ss->rx_small.cnt; i < ss->rx_small.fill_cnt; i++) {
2085 idx = i & ss->rx_small.mask;
2086 if (i == ss->rx_small.fill_cnt - 1)
2087 ss->rx_small.info[idx].page_offset =
2088 MYRI10GE_ALLOC_SIZE;
2089 myri10ge_unmap_rx_page(mgp->pdev, &ss->rx_small.info[idx],
2090 mgp->small_bytes + MXGEFW_PAD);
2091 put_page(ss->rx_small.info[idx].page);
2092 }
2093 tx = &ss->tx;
2094 while (tx->done != tx->req) {
2095 idx = tx->done & tx->mask;
2096 skb = tx->info[idx].skb;
2097
2098 /* Mark as free */
2099 tx->info[idx].skb = NULL;
2100 tx->done++;
2101 len = pci_unmap_len(&tx->info[idx], len);
2102 pci_unmap_len_set(&tx->info[idx], len, 0);
2103 if (skb) {
2104 ss->stats.tx_dropped++;
2105 dev_kfree_skb_any(skb);
2106 if (len)
2107 pci_unmap_single(mgp->pdev,
2108 pci_unmap_addr(&tx->info[idx],
2109 bus), len,
2110 PCI_DMA_TODEVICE);
2111 } else {
2112 if (len)
2113 pci_unmap_page(mgp->pdev,
2114 pci_unmap_addr(&tx->info[idx],
2115 bus), len,
2116 PCI_DMA_TODEVICE);
2117 }
2118 }
2119 kfree(ss->rx_big.info);
2120
2121 kfree(ss->rx_small.info);
2122
2123 kfree(ss->tx.info);
2124
2125 kfree(ss->rx_big.shadow);
2126
2127 kfree(ss->rx_small.shadow);
2128
2129 kfree(ss->tx.req_bytes);
2130 ss->tx.req_bytes = NULL;
2131 ss->tx.req_list = NULL;
2132 }
2133
2134 static int myri10ge_request_irq(struct myri10ge_priv *mgp)
2135 {
2136 struct pci_dev *pdev = mgp->pdev;
2137 struct myri10ge_slice_state *ss;
2138 struct net_device *netdev = mgp->dev;
2139 int i;
2140 int status;
2141
2142 mgp->msi_enabled = 0;
2143 mgp->msix_enabled = 0;
2144 status = 0;
2145 if (myri10ge_msi) {
2146 if (mgp->num_slices > 1) {
2147 status =
2148 pci_enable_msix(pdev, mgp->msix_vectors,
2149 mgp->num_slices);
2150 if (status == 0) {
2151 mgp->msix_enabled = 1;
2152 } else {
2153 dev_err(&pdev->dev,
2154 "Error %d setting up MSI-X\n", status);
2155 return status;
2156 }
2157 }
2158 if (mgp->msix_enabled == 0) {
2159 status = pci_enable_msi(pdev);
2160 if (status != 0) {
2161 dev_err(&pdev->dev,
2162 "Error %d setting up MSI; falling back to xPIC\n",
2163 status);
2164 } else {
2165 mgp->msi_enabled = 1;
2166 }
2167 }
2168 }
2169 if (mgp->msix_enabled) {
2170 for (i = 0; i < mgp->num_slices; i++) {
2171 ss = &mgp->ss[i];
2172 snprintf(ss->irq_desc, sizeof(ss->irq_desc),
2173 "%s:slice-%d", netdev->name, i);
2174 status = request_irq(mgp->msix_vectors[i].vector,
2175 myri10ge_intr, 0, ss->irq_desc,
2176 ss);
2177 if (status != 0) {
2178 dev_err(&pdev->dev,
2179 "slice %d failed to allocate IRQ\n", i);
2180 i--;
2181 while (i >= 0) {
2182 free_irq(mgp->msix_vectors[i].vector,
2183 &mgp->ss[i]);
2184 i--;
2185 }
2186 pci_disable_msix(pdev);
2187 return status;
2188 }
2189 }
2190 } else {
2191 status = request_irq(pdev->irq, myri10ge_intr, IRQF_SHARED,
2192 mgp->dev->name, &mgp->ss[0]);
2193 if (status != 0) {
2194 dev_err(&pdev->dev, "failed to allocate IRQ\n");
2195 if (mgp->msi_enabled)
2196 pci_disable_msi(pdev);
2197 }
2198 }
2199 return status;
2200 }
2201
2202 static void myri10ge_free_irq(struct myri10ge_priv *mgp)
2203 {
2204 struct pci_dev *pdev = mgp->pdev;
2205 int i;
2206
2207 if (mgp->msix_enabled) {
2208 for (i = 0; i < mgp->num_slices; i++)
2209 free_irq(mgp->msix_vectors[i].vector, &mgp->ss[i]);
2210 } else {
2211 free_irq(pdev->irq, &mgp->ss[0]);
2212 }
2213 if (mgp->msi_enabled)
2214 pci_disable_msi(pdev);
2215 if (mgp->msix_enabled)
2216 pci_disable_msix(pdev);
2217 }
2218
2219 static int
2220 myri10ge_get_frag_header(struct skb_frag_struct *frag, void **mac_hdr,
2221 void **ip_hdr, void **tcpudp_hdr,
2222 u64 * hdr_flags, void *priv)
2223 {
2224 struct ethhdr *eh;
2225 struct vlan_ethhdr *veh;
2226 struct iphdr *iph;
2227 u8 *va = page_address(frag->page) + frag->page_offset;
2228 unsigned long ll_hlen;
2229 /* passed opaque through lro_receive_frags() */
2230 __wsum csum = (__force __wsum) (unsigned long)priv;
2231
2232 /* find the mac header, aborting if not IPv4 */
2233
2234 eh = (struct ethhdr *)va;
2235 *mac_hdr = eh;
2236 ll_hlen = ETH_HLEN;
2237 if (eh->h_proto != htons(ETH_P_IP)) {
2238 if (eh->h_proto == htons(ETH_P_8021Q)) {
2239 veh = (struct vlan_ethhdr *)va;
2240 if (veh->h_vlan_encapsulated_proto != htons(ETH_P_IP))
2241 return -1;
2242
2243 ll_hlen += VLAN_HLEN;
2244
2245 /*
2246 * HW checksum starts ETH_HLEN bytes into
2247 * frame, so we must subtract off the VLAN
2248 * header's checksum before csum can be used
2249 */
2250 csum = csum_sub(csum, csum_partial(va + ETH_HLEN,
2251 VLAN_HLEN, 0));
2252 } else {
2253 return -1;
2254 }
2255 }
2256 *hdr_flags = LRO_IPV4;
2257
2258 iph = (struct iphdr *)(va + ll_hlen);
2259 *ip_hdr = iph;
2260 if (iph->protocol != IPPROTO_TCP)
2261 return -1;
2262 if (iph->frag_off & htons(IP_MF | IP_OFFSET))
2263 return -1;
2264 *hdr_flags |= LRO_TCP;
2265 *tcpudp_hdr = (u8 *) (*ip_hdr) + (iph->ihl << 2);
2266
2267 /* verify the IP checksum */
2268 if (unlikely(ip_fast_csum((u8 *) iph, iph->ihl)))
2269 return -1;
2270
2271 /* verify the checksum */
2272 if (unlikely(csum_tcpudp_magic(iph->saddr, iph->daddr,
2273 ntohs(iph->tot_len) - (iph->ihl << 2),
2274 IPPROTO_TCP, csum)))
2275 return -1;
2276
2277 return 0;
2278 }
2279
2280 static int myri10ge_get_txrx(struct myri10ge_priv *mgp, int slice)
2281 {
2282 struct myri10ge_cmd cmd;
2283 struct myri10ge_slice_state *ss;
2284 int status;
2285
2286 ss = &mgp->ss[slice];
2287 status = 0;
2288 if (slice == 0 || (mgp->dev->real_num_tx_queues > 1)) {
2289 cmd.data0 = slice;
2290 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_SEND_OFFSET,
2291 &cmd, 0);
2292 ss->tx.lanai = (struct mcp_kreq_ether_send __iomem *)
2293 (mgp->sram + cmd.data0);
2294 }
2295 cmd.data0 = slice;
2296 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_SMALL_RX_OFFSET,
2297 &cmd, 0);
2298 ss->rx_small.lanai = (struct mcp_kreq_ether_recv __iomem *)
2299 (mgp->sram + cmd.data0);
2300
2301 cmd.data0 = slice;
2302 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_BIG_RX_OFFSET, &cmd, 0);
2303 ss->rx_big.lanai = (struct mcp_kreq_ether_recv __iomem *)
2304 (mgp->sram + cmd.data0);
2305
2306 ss->tx.send_go = (__iomem __be32 *)
2307 (mgp->sram + MXGEFW_ETH_SEND_GO + 64 * slice);
2308 ss->tx.send_stop = (__iomem __be32 *)
2309 (mgp->sram + MXGEFW_ETH_SEND_STOP + 64 * slice);
2310 return status;
2311
2312 }
2313
2314 static int myri10ge_set_stats(struct myri10ge_priv *mgp, int slice)
2315 {
2316 struct myri10ge_cmd cmd;
2317 struct myri10ge_slice_state *ss;
2318 int status;
2319
2320 ss = &mgp->ss[slice];
2321 cmd.data0 = MYRI10GE_LOWPART_TO_U32(ss->fw_stats_bus);
2322 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(ss->fw_stats_bus);
2323 cmd.data2 = sizeof(struct mcp_irq_data) | (slice << 16);
2324 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_STATS_DMA_V2, &cmd, 0);
2325 if (status == -ENOSYS) {
2326 dma_addr_t bus = ss->fw_stats_bus;
2327 if (slice != 0)
2328 return -EINVAL;
2329 bus += offsetof(struct mcp_irq_data, send_done_count);
2330 cmd.data0 = MYRI10GE_LOWPART_TO_U32(bus);
2331 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(bus);
2332 status = myri10ge_send_cmd(mgp,
2333 MXGEFW_CMD_SET_STATS_DMA_OBSOLETE,
2334 &cmd, 0);
2335 /* Firmware cannot support multicast without STATS_DMA_V2 */
2336 mgp->fw_multicast_support = 0;
2337 } else {
2338 mgp->fw_multicast_support = 1;
2339 }
2340 return 0;
2341 }
2342
2343 static int myri10ge_open(struct net_device *dev)
2344 {
2345 struct myri10ge_slice_state *ss;
2346 struct myri10ge_priv *mgp = netdev_priv(dev);
2347 struct myri10ge_cmd cmd;
2348 int i, status, big_pow2, slice;
2349 u8 *itable;
2350 struct net_lro_mgr *lro_mgr;
2351
2352 if (mgp->running != MYRI10GE_ETH_STOPPED)
2353 return -EBUSY;
2354
2355 mgp->running = MYRI10GE_ETH_STARTING;
2356 status = myri10ge_reset(mgp);
2357 if (status != 0) {
2358 printk(KERN_ERR "myri10ge: %s: failed reset\n", dev->name);
2359 goto abort_with_nothing;
2360 }
2361
2362 if (mgp->num_slices > 1) {
2363 cmd.data0 = mgp->num_slices;
2364 cmd.data1 = MXGEFW_SLICE_INTR_MODE_ONE_PER_SLICE;
2365 if (mgp->dev->real_num_tx_queues > 1)
2366 cmd.data1 |= MXGEFW_SLICE_ENABLE_MULTIPLE_TX_QUEUES;
2367 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_ENABLE_RSS_QUEUES,
2368 &cmd, 0);
2369 if (status != 0) {
2370 printk(KERN_ERR
2371 "myri10ge: %s: failed to set number of slices\n",
2372 dev->name);
2373 goto abort_with_nothing;
2374 }
2375 /* setup the indirection table */
2376 cmd.data0 = mgp->num_slices;
2377 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_RSS_TABLE_SIZE,
2378 &cmd, 0);
2379
2380 status |= myri10ge_send_cmd(mgp,
2381 MXGEFW_CMD_GET_RSS_TABLE_OFFSET,
2382 &cmd, 0);
2383 if (status != 0) {
2384 printk(KERN_ERR
2385 "myri10ge: %s: failed to setup rss tables\n",
2386 dev->name);
2387 goto abort_with_nothing;
2388 }
2389
2390 /* just enable an identity mapping */
2391 itable = mgp->sram + cmd.data0;
2392 for (i = 0; i < mgp->num_slices; i++)
2393 __raw_writeb(i, &itable[i]);
2394
2395 cmd.data0 = 1;
2396 cmd.data1 = myri10ge_rss_hash;
2397 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_RSS_ENABLE,
2398 &cmd, 0);
2399 if (status != 0) {
2400 printk(KERN_ERR
2401 "myri10ge: %s: failed to enable slices\n",
2402 dev->name);
2403 goto abort_with_nothing;
2404 }
2405 }
2406
2407 status = myri10ge_request_irq(mgp);
2408 if (status != 0)
2409 goto abort_with_nothing;
2410
2411 /* decide what small buffer size to use. For good TCP rx
2412 * performance, it is important to not receive 1514 byte
2413 * frames into jumbo buffers, as it confuses the socket buffer
2414 * accounting code, leading to drops and erratic performance.
2415 */
2416
2417 if (dev->mtu <= ETH_DATA_LEN)
2418 /* enough for a TCP header */
2419 mgp->small_bytes = (128 > SMP_CACHE_BYTES)
2420 ? (128 - MXGEFW_PAD)
2421 : (SMP_CACHE_BYTES - MXGEFW_PAD);
2422 else
2423 /* enough for a vlan encapsulated ETH_DATA_LEN frame */
2424 mgp->small_bytes = VLAN_ETH_FRAME_LEN;
2425
2426 /* Override the small buffer size? */
2427 if (myri10ge_small_bytes > 0)
2428 mgp->small_bytes = myri10ge_small_bytes;
2429
2430 /* Firmware needs the big buff size as a power of 2. Lie and
2431 * tell him the buffer is larger, because we only use 1
2432 * buffer/pkt, and the mtu will prevent overruns.
2433 */
2434 big_pow2 = dev->mtu + ETH_HLEN + VLAN_HLEN + MXGEFW_PAD;
2435 if (big_pow2 < MYRI10GE_ALLOC_SIZE / 2) {
2436 while (!is_power_of_2(big_pow2))
2437 big_pow2++;
2438 mgp->big_bytes = dev->mtu + ETH_HLEN + VLAN_HLEN + MXGEFW_PAD;
2439 } else {
2440 big_pow2 = MYRI10GE_ALLOC_SIZE;
2441 mgp->big_bytes = big_pow2;
2442 }
2443
2444 /* setup the per-slice data structures */
2445 for (slice = 0; slice < mgp->num_slices; slice++) {
2446 ss = &mgp->ss[slice];
2447
2448 status = myri10ge_get_txrx(mgp, slice);
2449 if (status != 0) {
2450 printk(KERN_ERR
2451 "myri10ge: %s: failed to get ring sizes or locations\n",
2452 dev->name);
2453 goto abort_with_rings;
2454 }
2455 status = myri10ge_allocate_rings(ss);
2456 if (status != 0)
2457 goto abort_with_rings;
2458
2459 /* only firmware which supports multiple TX queues
2460 * supports setting up the tx stats on non-zero
2461 * slices */
2462 if (slice == 0 || mgp->dev->real_num_tx_queues > 1)
2463 status = myri10ge_set_stats(mgp, slice);
2464 if (status) {
2465 printk(KERN_ERR
2466 "myri10ge: %s: Couldn't set stats DMA\n",
2467 dev->name);
2468 goto abort_with_rings;
2469 }
2470
2471 lro_mgr = &ss->rx_done.lro_mgr;
2472 lro_mgr->dev = dev;
2473 lro_mgr->features = LRO_F_NAPI;
2474 lro_mgr->ip_summed = CHECKSUM_COMPLETE;
2475 lro_mgr->ip_summed_aggr = CHECKSUM_UNNECESSARY;
2476 lro_mgr->max_desc = MYRI10GE_MAX_LRO_DESCRIPTORS;
2477 lro_mgr->lro_arr = ss->rx_done.lro_desc;
2478 lro_mgr->get_frag_header = myri10ge_get_frag_header;
2479 lro_mgr->max_aggr = myri10ge_lro_max_pkts;
2480 lro_mgr->frag_align_pad = 2;
2481 if (lro_mgr->max_aggr > MAX_SKB_FRAGS)
2482 lro_mgr->max_aggr = MAX_SKB_FRAGS;
2483
2484 /* must happen prior to any irq */
2485 napi_enable(&(ss)->napi);
2486 }
2487
2488 /* now give firmware buffers sizes, and MTU */
2489 cmd.data0 = dev->mtu + ETH_HLEN + VLAN_HLEN;
2490 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_MTU, &cmd, 0);
2491 cmd.data0 = mgp->small_bytes;
2492 status |=
2493 myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_SMALL_BUFFER_SIZE, &cmd, 0);
2494 cmd.data0 = big_pow2;
2495 status |=
2496 myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_BIG_BUFFER_SIZE, &cmd, 0);
2497 if (status) {
2498 printk(KERN_ERR "myri10ge: %s: Couldn't set buffer sizes\n",
2499 dev->name);
2500 goto abort_with_rings;
2501 }
2502
2503 /*
2504 * Set Linux style TSO mode; this is needed only on newer
2505 * firmware versions. Older versions default to Linux
2506 * style TSO
2507 */
2508 cmd.data0 = 0;
2509 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_TSO_MODE, &cmd, 0);
2510 if (status && status != -ENOSYS) {
2511 printk(KERN_ERR "myri10ge: %s: Couldn't set TSO mode\n",
2512 dev->name);
2513 goto abort_with_rings;
2514 }
2515
2516 mgp->link_state = ~0U;
2517 mgp->rdma_tags_available = 15;
2518
2519 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_ETHERNET_UP, &cmd, 0);
2520 if (status) {
2521 printk(KERN_ERR "myri10ge: %s: Couldn't bring up link\n",
2522 dev->name);
2523 goto abort_with_rings;
2524 }
2525
2526 mgp->running = MYRI10GE_ETH_RUNNING;
2527 mgp->watchdog_timer.expires = jiffies + myri10ge_watchdog_timeout * HZ;
2528 add_timer(&mgp->watchdog_timer);
2529 netif_tx_wake_all_queues(dev);
2530
2531 return 0;
2532
2533 abort_with_rings:
2534 while (slice) {
2535 slice--;
2536 napi_disable(&mgp->ss[slice].napi);
2537 }
2538 for (i = 0; i < mgp->num_slices; i++)
2539 myri10ge_free_rings(&mgp->ss[i]);
2540
2541 myri10ge_free_irq(mgp);
2542
2543 abort_with_nothing:
2544 mgp->running = MYRI10GE_ETH_STOPPED;
2545 return -ENOMEM;
2546 }
2547
2548 static int myri10ge_close(struct net_device *dev)
2549 {
2550 struct myri10ge_priv *mgp = netdev_priv(dev);
2551 struct myri10ge_cmd cmd;
2552 int status, old_down_cnt;
2553 int i;
2554
2555 if (mgp->running != MYRI10GE_ETH_RUNNING)
2556 return 0;
2557
2558 if (mgp->ss[0].tx.req_bytes == NULL)
2559 return 0;
2560
2561 del_timer_sync(&mgp->watchdog_timer);
2562 mgp->running = MYRI10GE_ETH_STOPPING;
2563 for (i = 0; i < mgp->num_slices; i++) {
2564 napi_disable(&mgp->ss[i].napi);
2565 }
2566 netif_carrier_off(dev);
2567
2568 netif_tx_stop_all_queues(dev);
2569 if (mgp->rebooted == 0) {
2570 old_down_cnt = mgp->down_cnt;
2571 mb();
2572 status =
2573 myri10ge_send_cmd(mgp, MXGEFW_CMD_ETHERNET_DOWN, &cmd, 0);
2574 if (status)
2575 printk(KERN_ERR
2576 "myri10ge: %s: Couldn't bring down link\n",
2577 dev->name);
2578
2579 wait_event_timeout(mgp->down_wq, old_down_cnt != mgp->down_cnt,
2580 HZ);
2581 if (old_down_cnt == mgp->down_cnt)
2582 printk(KERN_ERR "myri10ge: %s never got down irq\n",
2583 dev->name);
2584 }
2585 netif_tx_disable(dev);
2586 myri10ge_free_irq(mgp);
2587 for (i = 0; i < mgp->num_slices; i++)
2588 myri10ge_free_rings(&mgp->ss[i]);
2589
2590 mgp->running = MYRI10GE_ETH_STOPPED;
2591 return 0;
2592 }
2593
2594 /* copy an array of struct mcp_kreq_ether_send's to the mcp. Copy
2595 * backwards one at a time and handle ring wraps */
2596
2597 static inline void
2598 myri10ge_submit_req_backwards(struct myri10ge_tx_buf *tx,
2599 struct mcp_kreq_ether_send *src, int cnt)
2600 {
2601 int idx, starting_slot;
2602 starting_slot = tx->req;
2603 while (cnt > 1) {
2604 cnt--;
2605 idx = (starting_slot + cnt) & tx->mask;
2606 myri10ge_pio_copy(&tx->lanai[idx], &src[cnt], sizeof(*src));
2607 mb();
2608 }
2609 }
2610
2611 /*
2612 * copy an array of struct mcp_kreq_ether_send's to the mcp. Copy
2613 * at most 32 bytes at a time, so as to avoid involving the software
2614 * pio handler in the nic. We re-write the first segment's flags
2615 * to mark them valid only after writing the entire chain.
2616 */
2617
2618 static inline void
2619 myri10ge_submit_req(struct myri10ge_tx_buf *tx, struct mcp_kreq_ether_send *src,
2620 int cnt)
2621 {
2622 int idx, i;
2623 struct mcp_kreq_ether_send __iomem *dstp, *dst;
2624 struct mcp_kreq_ether_send *srcp;
2625 u8 last_flags;
2626
2627 idx = tx->req & tx->mask;
2628
2629 last_flags = src->flags;
2630 src->flags = 0;
2631 mb();
2632 dst = dstp = &tx->lanai[idx];
2633 srcp = src;
2634
2635 if ((idx + cnt) < tx->mask) {
2636 for (i = 0; i < (cnt - 1); i += 2) {
2637 myri10ge_pio_copy(dstp, srcp, 2 * sizeof(*src));
2638 mb(); /* force write every 32 bytes */
2639 srcp += 2;
2640 dstp += 2;
2641 }
2642 } else {
2643 /* submit all but the first request, and ensure
2644 * that it is submitted below */
2645 myri10ge_submit_req_backwards(tx, src, cnt);
2646 i = 0;
2647 }
2648 if (i < cnt) {
2649 /* submit the first request */
2650 myri10ge_pio_copy(dstp, srcp, sizeof(*src));
2651 mb(); /* barrier before setting valid flag */
2652 }
2653
2654 /* re-write the last 32-bits with the valid flags */
2655 src->flags = last_flags;
2656 put_be32(*((__be32 *) src + 3), (__be32 __iomem *) dst + 3);
2657 tx->req += cnt;
2658 mb();
2659 }
2660
2661 /*
2662 * Transmit a packet. We need to split the packet so that a single
2663 * segment does not cross myri10ge->tx_boundary, so this makes segment
2664 * counting tricky. So rather than try to count segments up front, we
2665 * just give up if there are too few segments to hold a reasonably
2666 * fragmented packet currently available. If we run
2667 * out of segments while preparing a packet for DMA, we just linearize
2668 * it and try again.
2669 */
2670
2671 static netdev_tx_t myri10ge_xmit(struct sk_buff *skb,
2672 struct net_device *dev)
2673 {
2674 struct myri10ge_priv *mgp = netdev_priv(dev);
2675 struct myri10ge_slice_state *ss;
2676 struct mcp_kreq_ether_send *req;
2677 struct myri10ge_tx_buf *tx;
2678 struct skb_frag_struct *frag;
2679 struct netdev_queue *netdev_queue;
2680 dma_addr_t bus;
2681 u32 low;
2682 __be32 high_swapped;
2683 unsigned int len;
2684 int idx, last_idx, avail, frag_cnt, frag_idx, count, mss, max_segments;
2685 u16 pseudo_hdr_offset, cksum_offset, queue;
2686 int cum_len, seglen, boundary, rdma_count;
2687 u8 flags, odd_flag;
2688
2689 queue = skb_get_queue_mapping(skb);
2690 ss = &mgp->ss[queue];
2691 netdev_queue = netdev_get_tx_queue(mgp->dev, queue);
2692 tx = &ss->tx;
2693
2694 again:
2695 req = tx->req_list;
2696 avail = tx->mask - 1 - (tx->req - tx->done);
2697
2698 mss = 0;
2699 max_segments = MXGEFW_MAX_SEND_DESC;
2700
2701 if (skb_is_gso(skb)) {
2702 mss = skb_shinfo(skb)->gso_size;
2703 max_segments = MYRI10GE_MAX_SEND_DESC_TSO;
2704 }
2705
2706 if ((unlikely(avail < max_segments))) {
2707 /* we are out of transmit resources */
2708 tx->stop_queue++;
2709 netif_tx_stop_queue(netdev_queue);
2710 return NETDEV_TX_BUSY;
2711 }
2712
2713 /* Setup checksum offloading, if needed */
2714 cksum_offset = 0;
2715 pseudo_hdr_offset = 0;
2716 odd_flag = 0;
2717 flags = (MXGEFW_FLAGS_NO_TSO | MXGEFW_FLAGS_FIRST);
2718 if (likely(skb->ip_summed == CHECKSUM_PARTIAL)) {
2719 cksum_offset = skb_transport_offset(skb);
2720 pseudo_hdr_offset = cksum_offset + skb->csum_offset;
2721 /* If the headers are excessively large, then we must
2722 * fall back to a software checksum */
2723 if (unlikely(!mss && (cksum_offset > 255 ||
2724 pseudo_hdr_offset > 127))) {
2725 if (skb_checksum_help(skb))
2726 goto drop;
2727 cksum_offset = 0;
2728 pseudo_hdr_offset = 0;
2729 } else {
2730 odd_flag = MXGEFW_FLAGS_ALIGN_ODD;
2731 flags |= MXGEFW_FLAGS_CKSUM;
2732 }
2733 }
2734
2735 cum_len = 0;
2736
2737 if (mss) { /* TSO */
2738 /* this removes any CKSUM flag from before */
2739 flags = (MXGEFW_FLAGS_TSO_HDR | MXGEFW_FLAGS_FIRST);
2740
2741 /* negative cum_len signifies to the
2742 * send loop that we are still in the
2743 * header portion of the TSO packet.
2744 * TSO header can be at most 1KB long */
2745 cum_len = -(skb_transport_offset(skb) + tcp_hdrlen(skb));
2746
2747 /* for IPv6 TSO, the checksum offset stores the
2748 * TCP header length, to save the firmware from
2749 * the need to parse the headers */
2750 if (skb_is_gso_v6(skb)) {
2751 cksum_offset = tcp_hdrlen(skb);
2752 /* Can only handle headers <= max_tso6 long */
2753 if (unlikely(-cum_len > mgp->max_tso6))
2754 return myri10ge_sw_tso(skb, dev);
2755 }
2756 /* for TSO, pseudo_hdr_offset holds mss.
2757 * The firmware figures out where to put
2758 * the checksum by parsing the header. */
2759 pseudo_hdr_offset = mss;
2760 } else
2761 /* Mark small packets, and pad out tiny packets */
2762 if (skb->len <= MXGEFW_SEND_SMALL_SIZE) {
2763 flags |= MXGEFW_FLAGS_SMALL;
2764
2765 /* pad frames to at least ETH_ZLEN bytes */
2766 if (unlikely(skb->len < ETH_ZLEN)) {
2767 if (skb_padto(skb, ETH_ZLEN)) {
2768 /* The packet is gone, so we must
2769 * return 0 */
2770 ss->stats.tx_dropped += 1;
2771 return NETDEV_TX_OK;
2772 }
2773 /* adjust the len to account for the zero pad
2774 * so that the nic can know how long it is */
2775 skb->len = ETH_ZLEN;
2776 }
2777 }
2778
2779 /* map the skb for DMA */
2780 len = skb->len - skb->data_len;
2781 idx = tx->req & tx->mask;
2782 tx->info[idx].skb = skb;
2783 bus = pci_map_single(mgp->pdev, skb->data, len, PCI_DMA_TODEVICE);
2784 pci_unmap_addr_set(&tx->info[idx], bus, bus);
2785 pci_unmap_len_set(&tx->info[idx], len, len);
2786
2787 frag_cnt = skb_shinfo(skb)->nr_frags;
2788 frag_idx = 0;
2789 count = 0;
2790 rdma_count = 0;
2791
2792 /* "rdma_count" is the number of RDMAs belonging to the
2793 * current packet BEFORE the current send request. For
2794 * non-TSO packets, this is equal to "count".
2795 * For TSO packets, rdma_count needs to be reset
2796 * to 0 after a segment cut.
2797 *
2798 * The rdma_count field of the send request is
2799 * the number of RDMAs of the packet starting at
2800 * that request. For TSO send requests with one ore more cuts
2801 * in the middle, this is the number of RDMAs starting
2802 * after the last cut in the request. All previous
2803 * segments before the last cut implicitly have 1 RDMA.
2804 *
2805 * Since the number of RDMAs is not known beforehand,
2806 * it must be filled-in retroactively - after each
2807 * segmentation cut or at the end of the entire packet.
2808 */
2809
2810 while (1) {
2811 /* Break the SKB or Fragment up into pieces which
2812 * do not cross mgp->tx_boundary */
2813 low = MYRI10GE_LOWPART_TO_U32(bus);
2814 high_swapped = htonl(MYRI10GE_HIGHPART_TO_U32(bus));
2815 while (len) {
2816 u8 flags_next;
2817 int cum_len_next;
2818
2819 if (unlikely(count == max_segments))
2820 goto abort_linearize;
2821
2822 boundary =
2823 (low + mgp->tx_boundary) & ~(mgp->tx_boundary - 1);
2824 seglen = boundary - low;
2825 if (seglen > len)
2826 seglen = len;
2827 flags_next = flags & ~MXGEFW_FLAGS_FIRST;
2828 cum_len_next = cum_len + seglen;
2829 if (mss) { /* TSO */
2830 (req - rdma_count)->rdma_count = rdma_count + 1;
2831
2832 if (likely(cum_len >= 0)) { /* payload */
2833 int next_is_first, chop;
2834
2835 chop = (cum_len_next > mss);
2836 cum_len_next = cum_len_next % mss;
2837 next_is_first = (cum_len_next == 0);
2838 flags |= chop * MXGEFW_FLAGS_TSO_CHOP;
2839 flags_next |= next_is_first *
2840 MXGEFW_FLAGS_FIRST;
2841 rdma_count |= -(chop | next_is_first);
2842 rdma_count += chop & !next_is_first;
2843 } else if (likely(cum_len_next >= 0)) { /* header ends */
2844 int small;
2845
2846 rdma_count = -1;
2847 cum_len_next = 0;
2848 seglen = -cum_len;
2849 small = (mss <= MXGEFW_SEND_SMALL_SIZE);
2850 flags_next = MXGEFW_FLAGS_TSO_PLD |
2851 MXGEFW_FLAGS_FIRST |
2852 (small * MXGEFW_FLAGS_SMALL);
2853 }
2854 }
2855 req->addr_high = high_swapped;
2856 req->addr_low = htonl(low);
2857 req->pseudo_hdr_offset = htons(pseudo_hdr_offset);
2858 req->pad = 0; /* complete solid 16-byte block; does this matter? */
2859 req->rdma_count = 1;
2860 req->length = htons(seglen);
2861 req->cksum_offset = cksum_offset;
2862 req->flags = flags | ((cum_len & 1) * odd_flag);
2863
2864 low += seglen;
2865 len -= seglen;
2866 cum_len = cum_len_next;
2867 flags = flags_next;
2868 req++;
2869 count++;
2870 rdma_count++;
2871 if (cksum_offset != 0 && !(mss && skb_is_gso_v6(skb))) {
2872 if (unlikely(cksum_offset > seglen))
2873 cksum_offset -= seglen;
2874 else
2875 cksum_offset = 0;
2876 }
2877 }
2878 if (frag_idx == frag_cnt)
2879 break;
2880
2881 /* map next fragment for DMA */
2882 idx = (count + tx->req) & tx->mask;
2883 frag = &skb_shinfo(skb)->frags[frag_idx];
2884 frag_idx++;
2885 len = frag->size;
2886 bus = pci_map_page(mgp->pdev, frag->page, frag->page_offset,
2887 len, PCI_DMA_TODEVICE);
2888 pci_unmap_addr_set(&tx->info[idx], bus, bus);
2889 pci_unmap_len_set(&tx->info[idx], len, len);
2890 }
2891
2892 (req - rdma_count)->rdma_count = rdma_count;
2893 if (mss)
2894 do {
2895 req--;
2896 req->flags |= MXGEFW_FLAGS_TSO_LAST;
2897 } while (!(req->flags & (MXGEFW_FLAGS_TSO_CHOP |
2898 MXGEFW_FLAGS_FIRST)));
2899 idx = ((count - 1) + tx->req) & tx->mask;
2900 tx->info[idx].last = 1;
2901 myri10ge_submit_req(tx, tx->req_list, count);
2902 /* if using multiple tx queues, make sure NIC polls the
2903 * current slice */
2904 if ((mgp->dev->real_num_tx_queues > 1) && tx->queue_active == 0) {
2905 tx->queue_active = 1;
2906 put_be32(htonl(1), tx->send_go);
2907 mb();
2908 mmiowb();
2909 }
2910 tx->pkt_start++;
2911 if ((avail - count) < MXGEFW_MAX_SEND_DESC) {
2912 tx->stop_queue++;
2913 netif_tx_stop_queue(netdev_queue);
2914 }
2915 return NETDEV_TX_OK;
2916
2917 abort_linearize:
2918 /* Free any DMA resources we've alloced and clear out the skb
2919 * slot so as to not trip up assertions, and to avoid a
2920 * double-free if linearizing fails */
2921
2922 last_idx = (idx + 1) & tx->mask;
2923 idx = tx->req & tx->mask;
2924 tx->info[idx].skb = NULL;
2925 do {
2926 len = pci_unmap_len(&tx->info[idx], len);
2927 if (len) {
2928 if (tx->info[idx].skb != NULL)
2929 pci_unmap_single(mgp->pdev,
2930 pci_unmap_addr(&tx->info[idx],
2931 bus), len,
2932 PCI_DMA_TODEVICE);
2933 else
2934 pci_unmap_page(mgp->pdev,
2935 pci_unmap_addr(&tx->info[idx],
2936 bus), len,
2937 PCI_DMA_TODEVICE);
2938 pci_unmap_len_set(&tx->info[idx], len, 0);
2939 tx->info[idx].skb = NULL;
2940 }
2941 idx = (idx + 1) & tx->mask;
2942 } while (idx != last_idx);
2943 if (skb_is_gso(skb)) {
2944 printk(KERN_ERR
2945 "myri10ge: %s: TSO but wanted to linearize?!?!?\n",
2946 mgp->dev->name);
2947 goto drop;
2948 }
2949
2950 if (skb_linearize(skb))
2951 goto drop;
2952
2953 tx->linearized++;
2954 goto again;
2955
2956 drop:
2957 dev_kfree_skb_any(skb);
2958 ss->stats.tx_dropped += 1;
2959 return NETDEV_TX_OK;
2960
2961 }
2962
2963 static netdev_tx_t myri10ge_sw_tso(struct sk_buff *skb,
2964 struct net_device *dev)
2965 {
2966 struct sk_buff *segs, *curr;
2967 struct myri10ge_priv *mgp = netdev_priv(dev);
2968 struct myri10ge_slice_state *ss;
2969 netdev_tx_t status;
2970
2971 segs = skb_gso_segment(skb, dev->features & ~NETIF_F_TSO6);
2972 if (IS_ERR(segs))
2973 goto drop;
2974
2975 while (segs) {
2976 curr = segs;
2977 segs = segs->next;
2978 curr->next = NULL;
2979 status = myri10ge_xmit(curr, dev);
2980 if (status != 0) {
2981 dev_kfree_skb_any(curr);
2982 if (segs != NULL) {
2983 curr = segs;
2984 segs = segs->next;
2985 curr->next = NULL;
2986 dev_kfree_skb_any(segs);
2987 }
2988 goto drop;
2989 }
2990 }
2991 dev_kfree_skb_any(skb);
2992 return NETDEV_TX_OK;
2993
2994 drop:
2995 ss = &mgp->ss[skb_get_queue_mapping(skb)];
2996 dev_kfree_skb_any(skb);
2997 ss->stats.tx_dropped += 1;
2998 return NETDEV_TX_OK;
2999 }
3000
3001 static struct net_device_stats *myri10ge_get_stats(struct net_device *dev)
3002 {
3003 struct myri10ge_priv *mgp = netdev_priv(dev);
3004 struct myri10ge_slice_netstats *slice_stats;
3005 struct net_device_stats *stats = &mgp->stats;
3006 int i;
3007
3008 spin_lock(&mgp->stats_lock);
3009 memset(stats, 0, sizeof(*stats));
3010 for (i = 0; i < mgp->num_slices; i++) {
3011 slice_stats = &mgp->ss[i].stats;
3012 stats->rx_packets += slice_stats->rx_packets;
3013 stats->tx_packets += slice_stats->tx_packets;
3014 stats->rx_bytes += slice_stats->rx_bytes;
3015 stats->tx_bytes += slice_stats->tx_bytes;
3016 stats->rx_dropped += slice_stats->rx_dropped;
3017 stats->tx_dropped += slice_stats->tx_dropped;
3018 }
3019 spin_unlock(&mgp->stats_lock);
3020 return stats;
3021 }
3022
3023 static void myri10ge_set_multicast_list(struct net_device *dev)
3024 {
3025 struct myri10ge_priv *mgp = netdev_priv(dev);
3026 struct myri10ge_cmd cmd;
3027 struct dev_mc_list *mc_list;
3028 __be32 data[2] = { 0, 0 };
3029 int err;
3030
3031 /* can be called from atomic contexts,
3032 * pass 1 to force atomicity in myri10ge_send_cmd() */
3033 myri10ge_change_promisc(mgp, dev->flags & IFF_PROMISC, 1);
3034
3035 /* This firmware is known to not support multicast */
3036 if (!mgp->fw_multicast_support)
3037 return;
3038
3039 /* Disable multicast filtering */
3040
3041 err = myri10ge_send_cmd(mgp, MXGEFW_ENABLE_ALLMULTI, &cmd, 1);
3042 if (err != 0) {
3043 printk(KERN_ERR "myri10ge: %s: Failed MXGEFW_ENABLE_ALLMULTI,"
3044 " error status: %d\n", dev->name, err);
3045 goto abort;
3046 }
3047
3048 if ((dev->flags & IFF_ALLMULTI) || mgp->adopted_rx_filter_bug) {
3049 /* request to disable multicast filtering, so quit here */
3050 return;
3051 }
3052
3053 /* Flush the filters */
3054
3055 err = myri10ge_send_cmd(mgp, MXGEFW_LEAVE_ALL_MULTICAST_GROUPS,
3056 &cmd, 1);
3057 if (err != 0) {
3058 printk(KERN_ERR
3059 "myri10ge: %s: Failed MXGEFW_LEAVE_ALL_MULTICAST_GROUPS"
3060 ", error status: %d\n", dev->name, err);
3061 goto abort;
3062 }
3063
3064 /* Walk the multicast list, and add each address */
3065 for (mc_list = dev->mc_list; mc_list != NULL; mc_list = mc_list->next) {
3066 memcpy(data, &mc_list->dmi_addr, 6);
3067 cmd.data0 = ntohl(data[0]);
3068 cmd.data1 = ntohl(data[1]);
3069 err = myri10ge_send_cmd(mgp, MXGEFW_JOIN_MULTICAST_GROUP,
3070 &cmd, 1);
3071
3072 if (err != 0) {
3073 printk(KERN_ERR "myri10ge: %s: Failed "
3074 "MXGEFW_JOIN_MULTICAST_GROUP, error status:"
3075 "%d\t", dev->name, err);
3076 printk(KERN_ERR "MAC %pM\n", mc_list->dmi_addr);
3077 goto abort;
3078 }
3079 }
3080 /* Enable multicast filtering */
3081 err = myri10ge_send_cmd(mgp, MXGEFW_DISABLE_ALLMULTI, &cmd, 1);
3082 if (err != 0) {
3083 printk(KERN_ERR "myri10ge: %s: Failed MXGEFW_DISABLE_ALLMULTI,"
3084 "error status: %d\n", dev->name, err);
3085 goto abort;
3086 }
3087
3088 return;
3089
3090 abort:
3091 return;
3092 }
3093
3094 static int myri10ge_set_mac_address(struct net_device *dev, void *addr)
3095 {
3096 struct sockaddr *sa = addr;
3097 struct myri10ge_priv *mgp = netdev_priv(dev);
3098 int status;
3099
3100 if (!is_valid_ether_addr(sa->sa_data))
3101 return -EADDRNOTAVAIL;
3102
3103 status = myri10ge_update_mac_address(mgp, sa->sa_data);
3104 if (status != 0) {
3105 printk(KERN_ERR
3106 "myri10ge: %s: changing mac address failed with %d\n",
3107 dev->name, status);
3108 return status;
3109 }
3110
3111 /* change the dev structure */
3112 memcpy(dev->dev_addr, sa->sa_data, 6);
3113 return 0;
3114 }
3115
3116 static int myri10ge_change_mtu(struct net_device *dev, int new_mtu)
3117 {
3118 struct myri10ge_priv *mgp = netdev_priv(dev);
3119 int error = 0;
3120
3121 if ((new_mtu < 68) || (ETH_HLEN + new_mtu > MYRI10GE_MAX_ETHER_MTU)) {
3122 printk(KERN_ERR "myri10ge: %s: new mtu (%d) is not valid\n",
3123 dev->name, new_mtu);
3124 return -EINVAL;
3125 }
3126 printk(KERN_INFO "%s: changing mtu from %d to %d\n",
3127 dev->name, dev->mtu, new_mtu);
3128 if (mgp->running) {
3129 /* if we change the mtu on an active device, we must
3130 * reset the device so the firmware sees the change */
3131 myri10ge_close(dev);
3132 dev->mtu = new_mtu;
3133 myri10ge_open(dev);
3134 } else
3135 dev->mtu = new_mtu;
3136
3137 return error;
3138 }
3139
3140 /*
3141 * Enable ECRC to align PCI-E Completion packets on an 8-byte boundary.
3142 * Only do it if the bridge is a root port since we don't want to disturb
3143 * any other device, except if forced with myri10ge_ecrc_enable > 1.
3144 */
3145
3146 static void myri10ge_enable_ecrc(struct myri10ge_priv *mgp)
3147 {
3148 struct pci_dev *bridge = mgp->pdev->bus->self;
3149 struct device *dev = &mgp->pdev->dev;
3150 unsigned cap;
3151 unsigned err_cap;
3152 u16 val;
3153 u8 ext_type;
3154 int ret;
3155
3156 if (!myri10ge_ecrc_enable || !bridge)
3157 return;
3158
3159 /* check that the bridge is a root port */
3160 cap = pci_find_capability(bridge, PCI_CAP_ID_EXP);
3161 pci_read_config_word(bridge, cap + PCI_CAP_FLAGS, &val);
3162 ext_type = (val & PCI_EXP_FLAGS_TYPE) >> 4;
3163 if (ext_type != PCI_EXP_TYPE_ROOT_PORT) {
3164 if (myri10ge_ecrc_enable > 1) {
3165 struct pci_dev *prev_bridge, *old_bridge = bridge;
3166
3167 /* Walk the hierarchy up to the root port
3168 * where ECRC has to be enabled */
3169 do {
3170 prev_bridge = bridge;
3171 bridge = bridge->bus->self;
3172 if (!bridge || prev_bridge == bridge) {
3173 dev_err(dev,
3174 "Failed to find root port"
3175 " to force ECRC\n");
3176 return;
3177 }
3178 cap =
3179 pci_find_capability(bridge, PCI_CAP_ID_EXP);
3180 pci_read_config_word(bridge,
3181 cap + PCI_CAP_FLAGS, &val);
3182 ext_type = (val & PCI_EXP_FLAGS_TYPE) >> 4;
3183 } while (ext_type != PCI_EXP_TYPE_ROOT_PORT);
3184
3185 dev_info(dev,
3186 "Forcing ECRC on non-root port %s"
3187 " (enabling on root port %s)\n",
3188 pci_name(old_bridge), pci_name(bridge));
3189 } else {
3190 dev_err(dev,
3191 "Not enabling ECRC on non-root port %s\n",
3192 pci_name(bridge));
3193 return;
3194 }
3195 }
3196
3197 cap = pci_find_ext_capability(bridge, PCI_EXT_CAP_ID_ERR);
3198 if (!cap)
3199 return;
3200
3201 ret = pci_read_config_dword(bridge, cap + PCI_ERR_CAP, &err_cap);
3202 if (ret) {
3203 dev_err(dev, "failed reading ext-conf-space of %s\n",
3204 pci_name(bridge));
3205 dev_err(dev, "\t pci=nommconf in use? "
3206 "or buggy/incomplete/absent ACPI MCFG attr?\n");
3207 return;
3208 }
3209 if (!(err_cap & PCI_ERR_CAP_ECRC_GENC))
3210 return;
3211
3212 err_cap |= PCI_ERR_CAP_ECRC_GENE;
3213 pci_write_config_dword(bridge, cap + PCI_ERR_CAP, err_cap);
3214 dev_info(dev, "Enabled ECRC on upstream bridge %s\n", pci_name(bridge));
3215 }
3216
3217 /*
3218 * The Lanai Z8E PCI-E interface achieves higher Read-DMA throughput
3219 * when the PCI-E Completion packets are aligned on an 8-byte
3220 * boundary. Some PCI-E chip sets always align Completion packets; on
3221 * the ones that do not, the alignment can be enforced by enabling
3222 * ECRC generation (if supported).
3223 *
3224 * When PCI-E Completion packets are not aligned, it is actually more
3225 * efficient to limit Read-DMA transactions to 2KB, rather than 4KB.
3226 *
3227 * If the driver can neither enable ECRC nor verify that it has
3228 * already been enabled, then it must use a firmware image which works
3229 * around unaligned completion packets (myri10ge_rss_ethp_z8e.dat), and it
3230 * should also ensure that it never gives the device a Read-DMA which is
3231 * larger than 2KB by setting the tx_boundary to 2KB. If ECRC is
3232 * enabled, then the driver should use the aligned (myri10ge_rss_eth_z8e.dat)
3233 * firmware image, and set tx_boundary to 4KB.
3234 */
3235
3236 static void myri10ge_firmware_probe(struct myri10ge_priv *mgp)
3237 {
3238 struct pci_dev *pdev = mgp->pdev;
3239 struct device *dev = &pdev->dev;
3240 int status;
3241
3242 mgp->tx_boundary = 4096;
3243 /*
3244 * Verify the max read request size was set to 4KB
3245 * before trying the test with 4KB.
3246 */
3247 status = pcie_get_readrq(pdev);
3248 if (status < 0) {
3249 dev_err(dev, "Couldn't read max read req size: %d\n", status);
3250 goto abort;
3251 }
3252 if (status != 4096) {
3253 dev_warn(dev, "Max Read Request size != 4096 (%d)\n", status);
3254 mgp->tx_boundary = 2048;
3255 }
3256 /*
3257 * load the optimized firmware (which assumes aligned PCIe
3258 * completions) in order to see if it works on this host.
3259 */
3260 mgp->fw_name = myri10ge_fw_aligned;
3261 status = myri10ge_load_firmware(mgp, 1);
3262 if (status != 0) {
3263 goto abort;
3264 }
3265
3266 /*
3267 * Enable ECRC if possible
3268 */
3269 myri10ge_enable_ecrc(mgp);
3270
3271 /*
3272 * Run a DMA test which watches for unaligned completions and
3273 * aborts on the first one seen.
3274 */
3275
3276 status = myri10ge_dma_test(mgp, MXGEFW_CMD_UNALIGNED_TEST);
3277 if (status == 0)
3278 return; /* keep the aligned firmware */
3279
3280 if (status != -E2BIG)
3281 dev_warn(dev, "DMA test failed: %d\n", status);
3282 if (status == -ENOSYS)
3283 dev_warn(dev, "Falling back to ethp! "
3284 "Please install up to date fw\n");
3285 abort:
3286 /* fall back to using the unaligned firmware */
3287 mgp->tx_boundary = 2048;
3288 mgp->fw_name = myri10ge_fw_unaligned;
3289
3290 }
3291
3292 static void myri10ge_select_firmware(struct myri10ge_priv *mgp)
3293 {
3294 int overridden = 0;
3295
3296 if (myri10ge_force_firmware == 0) {
3297 int link_width, exp_cap;
3298 u16 lnk;
3299
3300 exp_cap = pci_find_capability(mgp->pdev, PCI_CAP_ID_EXP);
3301 pci_read_config_word(mgp->pdev, exp_cap + PCI_EXP_LNKSTA, &lnk);
3302 link_width = (lnk >> 4) & 0x3f;
3303
3304 /* Check to see if Link is less than 8 or if the
3305 * upstream bridge is known to provide aligned
3306 * completions */
3307 if (link_width < 8) {
3308 dev_info(&mgp->pdev->dev, "PCIE x%d Link\n",
3309 link_width);
3310 mgp->tx_boundary = 4096;
3311 mgp->fw_name = myri10ge_fw_aligned;
3312 } else {
3313 myri10ge_firmware_probe(mgp);
3314 }
3315 } else {
3316 if (myri10ge_force_firmware == 1) {
3317 dev_info(&mgp->pdev->dev,
3318 "Assuming aligned completions (forced)\n");
3319 mgp->tx_boundary = 4096;
3320 mgp->fw_name = myri10ge_fw_aligned;
3321 } else {
3322 dev_info(&mgp->pdev->dev,
3323 "Assuming unaligned completions (forced)\n");
3324 mgp->tx_boundary = 2048;
3325 mgp->fw_name = myri10ge_fw_unaligned;
3326 }
3327 }
3328 if (myri10ge_fw_name != NULL) {
3329 overridden = 1;
3330 mgp->fw_name = myri10ge_fw_name;
3331 }
3332 if (mgp->board_number < MYRI10GE_MAX_BOARDS &&
3333 myri10ge_fw_names[mgp->board_number] != NULL &&
3334 strlen(myri10ge_fw_names[mgp->board_number])) {
3335 mgp->fw_name = myri10ge_fw_names[mgp->board_number];
3336 overridden = 1;
3337 }
3338 if (overridden)
3339 dev_info(&mgp->pdev->dev, "overriding firmware to %s\n",
3340 mgp->fw_name);
3341 }
3342
3343 #ifdef CONFIG_PM
3344 static int myri10ge_suspend(struct pci_dev *pdev, pm_message_t state)
3345 {
3346 struct myri10ge_priv *mgp;
3347 struct net_device *netdev;
3348
3349 mgp = pci_get_drvdata(pdev);
3350 if (mgp == NULL)
3351 return -EINVAL;
3352 netdev = mgp->dev;
3353
3354 netif_device_detach(netdev);
3355 if (netif_running(netdev)) {
3356 printk(KERN_INFO "myri10ge: closing %s\n", netdev->name);
3357 rtnl_lock();
3358 myri10ge_close(netdev);
3359 rtnl_unlock();
3360 }
3361 myri10ge_dummy_rdma(mgp, 0);
3362 pci_save_state(pdev);
3363 pci_disable_device(pdev);
3364
3365 return pci_set_power_state(pdev, pci_choose_state(pdev, state));
3366 }
3367
3368 static int myri10ge_resume(struct pci_dev *pdev)
3369 {
3370 struct myri10ge_priv *mgp;
3371 struct net_device *netdev;
3372 int status;
3373 u16 vendor;
3374
3375 mgp = pci_get_drvdata(pdev);
3376 if (mgp == NULL)
3377 return -EINVAL;
3378 netdev = mgp->dev;
3379 pci_set_power_state(pdev, 0); /* zeros conf space as a side effect */
3380 msleep(5); /* give card time to respond */
3381 pci_read_config_word(mgp->pdev, PCI_VENDOR_ID, &vendor);
3382 if (vendor == 0xffff) {
3383 printk(KERN_ERR "myri10ge: %s: device disappeared!\n",
3384 mgp->dev->name);
3385 return -EIO;
3386 }
3387
3388 status = pci_restore_state(pdev);
3389 if (status)
3390 return status;
3391
3392 status = pci_enable_device(pdev);
3393 if (status) {
3394 dev_err(&pdev->dev, "failed to enable device\n");
3395 return status;
3396 }
3397
3398 pci_set_master(pdev);
3399
3400 myri10ge_reset(mgp);
3401 myri10ge_dummy_rdma(mgp, 1);
3402
3403 /* Save configuration space to be restored if the
3404 * nic resets due to a parity error */
3405 pci_save_state(pdev);
3406
3407 if (netif_running(netdev)) {
3408 rtnl_lock();
3409 status = myri10ge_open(netdev);
3410 rtnl_unlock();
3411 if (status != 0)
3412 goto abort_with_enabled;
3413
3414 }
3415 netif_device_attach(netdev);
3416
3417 return 0;
3418
3419 abort_with_enabled:
3420 pci_disable_device(pdev);
3421 return -EIO;
3422
3423 }
3424 #endif /* CONFIG_PM */
3425
3426 static u32 myri10ge_read_reboot(struct myri10ge_priv *mgp)
3427 {
3428 struct pci_dev *pdev = mgp->pdev;
3429 int vs = mgp->vendor_specific_offset;
3430 u32 reboot;
3431
3432 /*enter read32 mode */
3433 pci_write_config_byte(pdev, vs + 0x10, 0x3);
3434
3435 /*read REBOOT_STATUS (0xfffffff0) */
3436 pci_write_config_dword(pdev, vs + 0x18, 0xfffffff0);
3437 pci_read_config_dword(pdev, vs + 0x14, &reboot);
3438 return reboot;
3439 }
3440
3441 /*
3442 * This watchdog is used to check whether the board has suffered
3443 * from a parity error and needs to be recovered.
3444 */
3445 static void myri10ge_watchdog(struct work_struct *work)
3446 {
3447 struct myri10ge_priv *mgp =
3448 container_of(work, struct myri10ge_priv, watchdog_work);
3449 struct myri10ge_tx_buf *tx;
3450 u32 reboot;
3451 int status, rebooted;
3452 int i;
3453 u16 cmd, vendor;
3454
3455 mgp->watchdog_resets++;
3456 pci_read_config_word(mgp->pdev, PCI_COMMAND, &cmd);
3457 rebooted = 0;
3458 if ((cmd & PCI_COMMAND_MASTER) == 0) {
3459 /* Bus master DMA disabled? Check to see
3460 * if the card rebooted due to a parity error
3461 * For now, just report it */
3462 reboot = myri10ge_read_reboot(mgp);
3463 printk(KERN_ERR
3464 "myri10ge: %s: NIC rebooted (0x%x),%s resetting\n",
3465 mgp->dev->name, reboot,
3466 myri10ge_reset_recover ? " " : " not");
3467 if (myri10ge_reset_recover == 0)
3468 return;
3469 rtnl_lock();
3470 mgp->rebooted = 1;
3471 rebooted = 1;
3472 myri10ge_close(mgp->dev);
3473 myri10ge_reset_recover--;
3474 mgp->rebooted = 0;
3475 /*
3476 * A rebooted nic will come back with config space as
3477 * it was after power was applied to PCIe bus.
3478 * Attempt to restore config space which was saved
3479 * when the driver was loaded, or the last time the
3480 * nic was resumed from power saving mode.
3481 */
3482 pci_restore_state(mgp->pdev);
3483
3484 /* save state again for accounting reasons */
3485 pci_save_state(mgp->pdev);
3486
3487 } else {
3488 /* if we get back -1's from our slot, perhaps somebody
3489 * powered off our card. Don't try to reset it in
3490 * this case */
3491 if (cmd == 0xffff) {
3492 pci_read_config_word(mgp->pdev, PCI_VENDOR_ID, &vendor);
3493 if (vendor == 0xffff) {
3494 printk(KERN_ERR
3495 "myri10ge: %s: device disappeared!\n",
3496 mgp->dev->name);
3497 return;
3498 }
3499 }
3500 /* Perhaps it is a software error. Try to reset */
3501
3502 printk(KERN_ERR "myri10ge: %s: device timeout, resetting\n",
3503 mgp->dev->name);
3504 for (i = 0; i < mgp->num_slices; i++) {
3505 tx = &mgp->ss[i].tx;
3506 printk(KERN_INFO
3507 "myri10ge: %s: (%d): %d %d %d %d %d %d\n",
3508 mgp->dev->name, i, tx->queue_active, tx->req,
3509 tx->done, tx->pkt_start, tx->pkt_done,
3510 (int)ntohl(mgp->ss[i].fw_stats->
3511 send_done_count));
3512 msleep(2000);
3513 printk(KERN_INFO
3514 "myri10ge: %s: (%d): %d %d %d %d %d %d\n",
3515 mgp->dev->name, i, tx->queue_active, tx->req,
3516 tx->done, tx->pkt_start, tx->pkt_done,
3517 (int)ntohl(mgp->ss[i].fw_stats->
3518 send_done_count));
3519 }
3520 }
3521
3522 if (!rebooted) {
3523 rtnl_lock();
3524 myri10ge_close(mgp->dev);
3525 }
3526 status = myri10ge_load_firmware(mgp, 1);
3527 if (status != 0)
3528 printk(KERN_ERR "myri10ge: %s: failed to load firmware\n",
3529 mgp->dev->name);
3530 else
3531 myri10ge_open(mgp->dev);
3532 rtnl_unlock();
3533 }
3534
3535 /*
3536 * We use our own timer routine rather than relying upon
3537 * netdev->tx_timeout because we have a very large hardware transmit
3538 * queue. Due to the large queue, the netdev->tx_timeout function
3539 * cannot detect a NIC with a parity error in a timely fashion if the
3540 * NIC is lightly loaded.
3541 */
3542 static void myri10ge_watchdog_timer(unsigned long arg)
3543 {
3544 struct myri10ge_priv *mgp;
3545 struct myri10ge_slice_state *ss;
3546 int i, reset_needed, busy_slice_cnt;
3547 u32 rx_pause_cnt;
3548 u16 cmd;
3549
3550 mgp = (struct myri10ge_priv *)arg;
3551
3552 rx_pause_cnt = ntohl(mgp->ss[0].fw_stats->dropped_pause);
3553 busy_slice_cnt = 0;
3554 for (i = 0, reset_needed = 0;
3555 i < mgp->num_slices && reset_needed == 0; ++i) {
3556
3557 ss = &mgp->ss[i];
3558 if (ss->rx_small.watchdog_needed) {
3559 myri10ge_alloc_rx_pages(mgp, &ss->rx_small,
3560 mgp->small_bytes + MXGEFW_PAD,
3561 1);
3562 if (ss->rx_small.fill_cnt - ss->rx_small.cnt >=
3563 myri10ge_fill_thresh)
3564 ss->rx_small.watchdog_needed = 0;
3565 }
3566 if (ss->rx_big.watchdog_needed) {
3567 myri10ge_alloc_rx_pages(mgp, &ss->rx_big,
3568 mgp->big_bytes, 1);
3569 if (ss->rx_big.fill_cnt - ss->rx_big.cnt >=
3570 myri10ge_fill_thresh)
3571 ss->rx_big.watchdog_needed = 0;
3572 }
3573
3574 if (ss->tx.req != ss->tx.done &&
3575 ss->tx.done == ss->watchdog_tx_done &&
3576 ss->watchdog_tx_req != ss->watchdog_tx_done) {
3577 /* nic seems like it might be stuck.. */
3578 if (rx_pause_cnt != mgp->watchdog_pause) {
3579 if (net_ratelimit())
3580 printk(KERN_WARNING
3581 "myri10ge %s slice %d:"
3582 "TX paused, check link partner\n",
3583 mgp->dev->name, i);
3584 } else {
3585 printk(KERN_WARNING
3586 "myri10ge %s slice %d stuck:",
3587 mgp->dev->name, i);
3588 reset_needed = 1;
3589 }
3590 }
3591 if (ss->watchdog_tx_done != ss->tx.done ||
3592 ss->watchdog_rx_done != ss->rx_done.cnt) {
3593 busy_slice_cnt++;
3594 }
3595 ss->watchdog_tx_done = ss->tx.done;
3596 ss->watchdog_tx_req = ss->tx.req;
3597 ss->watchdog_rx_done = ss->rx_done.cnt;
3598 }
3599 /* if we've sent or received no traffic, poll the NIC to
3600 * ensure it is still there. Otherwise, we risk not noticing
3601 * an error in a timely fashion */
3602 if (busy_slice_cnt == 0) {
3603 pci_read_config_word(mgp->pdev, PCI_COMMAND, &cmd);
3604 if ((cmd & PCI_COMMAND_MASTER) == 0) {
3605 reset_needed = 1;
3606 }
3607 }
3608 mgp->watchdog_pause = rx_pause_cnt;
3609
3610 if (reset_needed) {
3611 schedule_work(&mgp->watchdog_work);
3612 } else {
3613 /* rearm timer */
3614 mod_timer(&mgp->watchdog_timer,
3615 jiffies + myri10ge_watchdog_timeout * HZ);
3616 }
3617 }
3618
3619 static void myri10ge_free_slices(struct myri10ge_priv *mgp)
3620 {
3621 struct myri10ge_slice_state *ss;
3622 struct pci_dev *pdev = mgp->pdev;
3623 size_t bytes;
3624 int i;
3625
3626 if (mgp->ss == NULL)
3627 return;
3628
3629 for (i = 0; i < mgp->num_slices; i++) {
3630 ss = &mgp->ss[i];
3631 if (ss->rx_done.entry != NULL) {
3632 bytes = mgp->max_intr_slots *
3633 sizeof(*ss->rx_done.entry);
3634 dma_free_coherent(&pdev->dev, bytes,
3635 ss->rx_done.entry, ss->rx_done.bus);
3636 ss->rx_done.entry = NULL;
3637 }
3638 if (ss->fw_stats != NULL) {
3639 bytes = sizeof(*ss->fw_stats);
3640 dma_free_coherent(&pdev->dev, bytes,
3641 ss->fw_stats, ss->fw_stats_bus);
3642 ss->fw_stats = NULL;
3643 }
3644 }
3645 kfree(mgp->ss);
3646 mgp->ss = NULL;
3647 }
3648
3649 static int myri10ge_alloc_slices(struct myri10ge_priv *mgp)
3650 {
3651 struct myri10ge_slice_state *ss;
3652 struct pci_dev *pdev = mgp->pdev;
3653 size_t bytes;
3654 int i;
3655
3656 bytes = sizeof(*mgp->ss) * mgp->num_slices;
3657 mgp->ss = kzalloc(bytes, GFP_KERNEL);
3658 if (mgp->ss == NULL) {
3659 return -ENOMEM;
3660 }
3661
3662 for (i = 0; i < mgp->num_slices; i++) {
3663 ss = &mgp->ss[i];
3664 bytes = mgp->max_intr_slots * sizeof(*ss->rx_done.entry);
3665 ss->rx_done.entry = dma_alloc_coherent(&pdev->dev, bytes,
3666 &ss->rx_done.bus,
3667 GFP_KERNEL);
3668 if (ss->rx_done.entry == NULL)
3669 goto abort;
3670 memset(ss->rx_done.entry, 0, bytes);
3671 bytes = sizeof(*ss->fw_stats);
3672 ss->fw_stats = dma_alloc_coherent(&pdev->dev, bytes,
3673 &ss->fw_stats_bus,
3674 GFP_KERNEL);
3675 if (ss->fw_stats == NULL)
3676 goto abort;
3677 ss->mgp = mgp;
3678 ss->dev = mgp->dev;
3679 netif_napi_add(ss->dev, &ss->napi, myri10ge_poll,
3680 myri10ge_napi_weight);
3681 }
3682 return 0;
3683 abort:
3684 myri10ge_free_slices(mgp);
3685 return -ENOMEM;
3686 }
3687
3688 /*
3689 * This function determines the number of slices supported.
3690 * The number slices is the minumum of the number of CPUS,
3691 * the number of MSI-X irqs supported, the number of slices
3692 * supported by the firmware
3693 */
3694 static void myri10ge_probe_slices(struct myri10ge_priv *mgp)
3695 {
3696 struct myri10ge_cmd cmd;
3697 struct pci_dev *pdev = mgp->pdev;
3698 char *old_fw;
3699 int i, status, ncpus, msix_cap;
3700
3701 mgp->num_slices = 1;
3702 msix_cap = pci_find_capability(pdev, PCI_CAP_ID_MSIX);
3703 ncpus = num_online_cpus();
3704
3705 if (myri10ge_max_slices == 1 || msix_cap == 0 ||
3706 (myri10ge_max_slices == -1 && ncpus < 2))
3707 return;
3708
3709 /* try to load the slice aware rss firmware */
3710 old_fw = mgp->fw_name;
3711 if (myri10ge_fw_name != NULL) {
3712 dev_info(&mgp->pdev->dev, "overriding rss firmware to %s\n",
3713 myri10ge_fw_name);
3714 mgp->fw_name = myri10ge_fw_name;
3715 } else if (old_fw == myri10ge_fw_aligned)
3716 mgp->fw_name = myri10ge_fw_rss_aligned;
3717 else
3718 mgp->fw_name = myri10ge_fw_rss_unaligned;
3719 status = myri10ge_load_firmware(mgp, 0);
3720 if (status != 0) {
3721 dev_info(&pdev->dev, "Rss firmware not found\n");
3722 return;
3723 }
3724
3725 /* hit the board with a reset to ensure it is alive */
3726 memset(&cmd, 0, sizeof(cmd));
3727 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_RESET, &cmd, 0);
3728 if (status != 0) {
3729 dev_err(&mgp->pdev->dev, "failed reset\n");
3730 goto abort_with_fw;
3731 return;
3732 }
3733
3734 mgp->max_intr_slots = cmd.data0 / sizeof(struct mcp_slot);
3735
3736 /* tell it the size of the interrupt queues */
3737 cmd.data0 = mgp->max_intr_slots * sizeof(struct mcp_slot);
3738 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_INTRQ_SIZE, &cmd, 0);
3739 if (status != 0) {
3740 dev_err(&mgp->pdev->dev, "failed MXGEFW_CMD_SET_INTRQ_SIZE\n");
3741 goto abort_with_fw;
3742 }
3743
3744 /* ask the maximum number of slices it supports */
3745 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_MAX_RSS_QUEUES, &cmd, 0);
3746 if (status != 0)
3747 goto abort_with_fw;
3748 else
3749 mgp->num_slices = cmd.data0;
3750
3751 /* Only allow multiple slices if MSI-X is usable */
3752 if (!myri10ge_msi) {
3753 goto abort_with_fw;
3754 }
3755
3756 /* if the admin did not specify a limit to how many
3757 * slices we should use, cap it automatically to the
3758 * number of CPUs currently online */
3759 if (myri10ge_max_slices == -1)
3760 myri10ge_max_slices = ncpus;
3761
3762 if (mgp->num_slices > myri10ge_max_slices)
3763 mgp->num_slices = myri10ge_max_slices;
3764
3765 /* Now try to allocate as many MSI-X vectors as we have
3766 * slices. We give up on MSI-X if we can only get a single
3767 * vector. */
3768
3769 mgp->msix_vectors = kzalloc(mgp->num_slices *
3770 sizeof(*mgp->msix_vectors), GFP_KERNEL);
3771 if (mgp->msix_vectors == NULL)
3772 goto disable_msix;
3773 for (i = 0; i < mgp->num_slices; i++) {
3774 mgp->msix_vectors[i].entry = i;
3775 }
3776
3777 while (mgp->num_slices > 1) {
3778 /* make sure it is a power of two */
3779 while (!is_power_of_2(mgp->num_slices))
3780 mgp->num_slices--;
3781 if (mgp->num_slices == 1)
3782 goto disable_msix;
3783 status = pci_enable_msix(pdev, mgp->msix_vectors,
3784 mgp->num_slices);
3785 if (status == 0) {
3786 pci_disable_msix(pdev);
3787 return;
3788 }
3789 if (status > 0)
3790 mgp->num_slices = status;
3791 else
3792 goto disable_msix;
3793 }
3794
3795 disable_msix:
3796 if (mgp->msix_vectors != NULL) {
3797 kfree(mgp->msix_vectors);
3798 mgp->msix_vectors = NULL;
3799 }
3800
3801 abort_with_fw:
3802 mgp->num_slices = 1;
3803 mgp->fw_name = old_fw;
3804 myri10ge_load_firmware(mgp, 0);
3805 }
3806
3807 static const struct net_device_ops myri10ge_netdev_ops = {
3808 .ndo_open = myri10ge_open,
3809 .ndo_stop = myri10ge_close,
3810 .ndo_start_xmit = myri10ge_xmit,
3811 .ndo_get_stats = myri10ge_get_stats,
3812 .ndo_validate_addr = eth_validate_addr,
3813 .ndo_change_mtu = myri10ge_change_mtu,
3814 .ndo_set_multicast_list = myri10ge_set_multicast_list,
3815 .ndo_set_mac_address = myri10ge_set_mac_address,
3816 };
3817
3818 static int myri10ge_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
3819 {
3820 struct net_device *netdev;
3821 struct myri10ge_priv *mgp;
3822 struct device *dev = &pdev->dev;
3823 int i;
3824 int status = -ENXIO;
3825 int dac_enabled;
3826 unsigned hdr_offset, ss_offset;
3827 static int board_number;
3828
3829 netdev = alloc_etherdev_mq(sizeof(*mgp), MYRI10GE_MAX_SLICES);
3830 if (netdev == NULL) {
3831 dev_err(dev, "Could not allocate ethernet device\n");
3832 return -ENOMEM;
3833 }
3834
3835 SET_NETDEV_DEV(netdev, &pdev->dev);
3836
3837 mgp = netdev_priv(netdev);
3838 mgp->dev = netdev;
3839 mgp->pdev = pdev;
3840 mgp->csum_flag = MXGEFW_FLAGS_CKSUM;
3841 mgp->pause = myri10ge_flow_control;
3842 mgp->intr_coal_delay = myri10ge_intr_coal_delay;
3843 mgp->msg_enable = netif_msg_init(myri10ge_debug, MYRI10GE_MSG_DEFAULT);
3844 mgp->board_number = board_number;
3845 init_waitqueue_head(&mgp->down_wq);
3846
3847 if (pci_enable_device(pdev)) {
3848 dev_err(&pdev->dev, "pci_enable_device call failed\n");
3849 status = -ENODEV;
3850 goto abort_with_netdev;
3851 }
3852
3853 /* Find the vendor-specific cap so we can check
3854 * the reboot register later on */
3855 mgp->vendor_specific_offset
3856 = pci_find_capability(pdev, PCI_CAP_ID_VNDR);
3857
3858 /* Set our max read request to 4KB */
3859 status = pcie_set_readrq(pdev, 4096);
3860 if (status != 0) {
3861 dev_err(&pdev->dev, "Error %d writing PCI_EXP_DEVCTL\n",
3862 status);
3863 goto abort_with_enabled;
3864 }
3865
3866 pci_set_master(pdev);
3867 dac_enabled = 1;
3868 status = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
3869 if (status != 0) {
3870 dac_enabled = 0;
3871 dev_err(&pdev->dev,
3872 "64-bit pci address mask was refused, "
3873 "trying 32-bit\n");
3874 status = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
3875 }
3876 if (status != 0) {
3877 dev_err(&pdev->dev, "Error %d setting DMA mask\n", status);
3878 goto abort_with_enabled;
3879 }
3880 (void)pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
3881 mgp->cmd = dma_alloc_coherent(&pdev->dev, sizeof(*mgp->cmd),
3882 &mgp->cmd_bus, GFP_KERNEL);
3883 if (mgp->cmd == NULL)
3884 goto abort_with_enabled;
3885
3886 mgp->board_span = pci_resource_len(pdev, 0);
3887 mgp->iomem_base = pci_resource_start(pdev, 0);
3888 mgp->mtrr = -1;
3889 mgp->wc_enabled = 0;
3890 #ifdef CONFIG_MTRR
3891 mgp->mtrr = mtrr_add(mgp->iomem_base, mgp->board_span,
3892 MTRR_TYPE_WRCOMB, 1);
3893 if (mgp->mtrr >= 0)
3894 mgp->wc_enabled = 1;
3895 #endif
3896 mgp->sram = ioremap_wc(mgp->iomem_base, mgp->board_span);
3897 if (mgp->sram == NULL) {
3898 dev_err(&pdev->dev, "ioremap failed for %ld bytes at 0x%lx\n",
3899 mgp->board_span, mgp->iomem_base);
3900 status = -ENXIO;
3901 goto abort_with_mtrr;
3902 }
3903 hdr_offset =
3904 ntohl(__raw_readl(mgp->sram + MCP_HEADER_PTR_OFFSET)) & 0xffffc;
3905 ss_offset = hdr_offset + offsetof(struct mcp_gen_header, string_specs);
3906 mgp->sram_size = ntohl(__raw_readl(mgp->sram + ss_offset));
3907 if (mgp->sram_size > mgp->board_span ||
3908 mgp->sram_size <= MYRI10GE_FW_OFFSET) {
3909 dev_err(&pdev->dev,
3910 "invalid sram_size %dB or board span %ldB\n",
3911 mgp->sram_size, mgp->board_span);
3912 goto abort_with_ioremap;
3913 }
3914 memcpy_fromio(mgp->eeprom_strings,
3915 mgp->sram + mgp->sram_size, MYRI10GE_EEPROM_STRINGS_SIZE);
3916 memset(mgp->eeprom_strings + MYRI10GE_EEPROM_STRINGS_SIZE - 2, 0, 2);
3917 status = myri10ge_read_mac_addr(mgp);
3918 if (status)
3919 goto abort_with_ioremap;
3920
3921 for (i = 0; i < ETH_ALEN; i++)
3922 netdev->dev_addr[i] = mgp->mac_addr[i];
3923
3924 myri10ge_select_firmware(mgp);
3925
3926 status = myri10ge_load_firmware(mgp, 1);
3927 if (status != 0) {
3928 dev_err(&pdev->dev, "failed to load firmware\n");
3929 goto abort_with_ioremap;
3930 }
3931 myri10ge_probe_slices(mgp);
3932 status = myri10ge_alloc_slices(mgp);
3933 if (status != 0) {
3934 dev_err(&pdev->dev, "failed to alloc slice state\n");
3935 goto abort_with_firmware;
3936 }
3937 netdev->real_num_tx_queues = mgp->num_slices;
3938 status = myri10ge_reset(mgp);
3939 if (status != 0) {
3940 dev_err(&pdev->dev, "failed reset\n");
3941 goto abort_with_slices;
3942 }
3943 #ifdef CONFIG_MYRI10GE_DCA
3944 myri10ge_setup_dca(mgp);
3945 #endif
3946 pci_set_drvdata(pdev, mgp);
3947 if ((myri10ge_initial_mtu + ETH_HLEN) > MYRI10GE_MAX_ETHER_MTU)
3948 myri10ge_initial_mtu = MYRI10GE_MAX_ETHER_MTU - ETH_HLEN;
3949 if ((myri10ge_initial_mtu + ETH_HLEN) < 68)
3950 myri10ge_initial_mtu = 68;
3951
3952 netdev->netdev_ops = &myri10ge_netdev_ops;
3953 netdev->mtu = myri10ge_initial_mtu;
3954 netdev->base_addr = mgp->iomem_base;
3955 netdev->features = mgp->features;
3956
3957 if (dac_enabled)
3958 netdev->features |= NETIF_F_HIGHDMA;
3959 netdev->features |= NETIF_F_LRO;
3960
3961 netdev->vlan_features |= mgp->features;
3962 if (mgp->fw_ver_tiny < 37)
3963 netdev->vlan_features &= ~NETIF_F_TSO6;
3964 if (mgp->fw_ver_tiny < 32)
3965 netdev->vlan_features &= ~NETIF_F_TSO;
3966
3967 /* make sure we can get an irq, and that MSI can be
3968 * setup (if available). Also ensure netdev->irq
3969 * is set to correct value if MSI is enabled */
3970 status = myri10ge_request_irq(mgp);
3971 if (status != 0)
3972 goto abort_with_firmware;
3973 netdev->irq = pdev->irq;
3974 myri10ge_free_irq(mgp);
3975
3976 /* Save configuration space to be restored if the
3977 * nic resets due to a parity error */
3978 pci_save_state(pdev);
3979
3980 /* Setup the watchdog timer */
3981 setup_timer(&mgp->watchdog_timer, myri10ge_watchdog_timer,
3982 (unsigned long)mgp);
3983
3984 spin_lock_init(&mgp->stats_lock);
3985 SET_ETHTOOL_OPS(netdev, &myri10ge_ethtool_ops);
3986 INIT_WORK(&mgp->watchdog_work, myri10ge_watchdog);
3987 status = register_netdev(netdev);
3988 if (status != 0) {
3989 dev_err(&pdev->dev, "register_netdev failed: %d\n", status);
3990 goto abort_with_state;
3991 }
3992 if (mgp->msix_enabled)
3993 dev_info(dev, "%d MSI-X IRQs, tx bndry %d, fw %s, WC %s\n",
3994 mgp->num_slices, mgp->tx_boundary, mgp->fw_name,
3995 (mgp->wc_enabled ? "Enabled" : "Disabled"));
3996 else
3997 dev_info(dev, "%s IRQ %d, tx bndry %d, fw %s, WC %s\n",
3998 mgp->msi_enabled ? "MSI" : "xPIC",
3999 netdev->irq, mgp->tx_boundary, mgp->fw_name,
4000 (mgp->wc_enabled ? "Enabled" : "Disabled"));
4001
4002 board_number++;
4003 return 0;
4004
4005 abort_with_state:
4006 pci_restore_state(pdev);
4007
4008 abort_with_slices:
4009 myri10ge_free_slices(mgp);
4010
4011 abort_with_firmware:
4012 myri10ge_dummy_rdma(mgp, 0);
4013
4014 abort_with_ioremap:
4015 if (mgp->mac_addr_string != NULL)
4016 dev_err(&pdev->dev,
4017 "myri10ge_probe() failed: MAC=%s, SN=%ld\n",
4018 mgp->mac_addr_string, mgp->serial_number);
4019 iounmap(mgp->sram);
4020
4021 abort_with_mtrr:
4022 #ifdef CONFIG_MTRR
4023 if (mgp->mtrr >= 0)
4024 mtrr_del(mgp->mtrr, mgp->iomem_base, mgp->board_span);
4025 #endif
4026 dma_free_coherent(&pdev->dev, sizeof(*mgp->cmd),
4027 mgp->cmd, mgp->cmd_bus);
4028
4029 abort_with_enabled:
4030 pci_disable_device(pdev);
4031
4032 abort_with_netdev:
4033 free_netdev(netdev);
4034 return status;
4035 }
4036
4037 /*
4038 * myri10ge_remove
4039 *
4040 * Does what is necessary to shutdown one Myrinet device. Called
4041 * once for each Myrinet card by the kernel when a module is
4042 * unloaded.
4043 */
4044 static void myri10ge_remove(struct pci_dev *pdev)
4045 {
4046 struct myri10ge_priv *mgp;
4047 struct net_device *netdev;
4048
4049 mgp = pci_get_drvdata(pdev);
4050 if (mgp == NULL)
4051 return;
4052
4053 flush_scheduled_work();
4054 netdev = mgp->dev;
4055 unregister_netdev(netdev);
4056
4057 #ifdef CONFIG_MYRI10GE_DCA
4058 myri10ge_teardown_dca(mgp);
4059 #endif
4060 myri10ge_dummy_rdma(mgp, 0);
4061
4062 /* avoid a memory leak */
4063 pci_restore_state(pdev);
4064
4065 iounmap(mgp->sram);
4066
4067 #ifdef CONFIG_MTRR
4068 if (mgp->mtrr >= 0)
4069 mtrr_del(mgp->mtrr, mgp->iomem_base, mgp->board_span);
4070 #endif
4071 myri10ge_free_slices(mgp);
4072 if (mgp->msix_vectors != NULL)
4073 kfree(mgp->msix_vectors);
4074 dma_free_coherent(&pdev->dev, sizeof(*mgp->cmd),
4075 mgp->cmd, mgp->cmd_bus);
4076
4077 free_netdev(netdev);
4078 pci_disable_device(pdev);
4079 pci_set_drvdata(pdev, NULL);
4080 }
4081
4082 #define PCI_DEVICE_ID_MYRICOM_MYRI10GE_Z8E 0x0008
4083 #define PCI_DEVICE_ID_MYRICOM_MYRI10GE_Z8E_9 0x0009
4084
4085 static struct pci_device_id myri10ge_pci_tbl[] = {
4086 {PCI_DEVICE(PCI_VENDOR_ID_MYRICOM, PCI_DEVICE_ID_MYRICOM_MYRI10GE_Z8E)},
4087 {PCI_DEVICE
4088 (PCI_VENDOR_ID_MYRICOM, PCI_DEVICE_ID_MYRICOM_MYRI10GE_Z8E_9)},
4089 {0},
4090 };
4091
4092 MODULE_DEVICE_TABLE(pci, myri10ge_pci_tbl);
4093
4094 static struct pci_driver myri10ge_driver = {
4095 .name = "myri10ge",
4096 .probe = myri10ge_probe,
4097 .remove = myri10ge_remove,
4098 .id_table = myri10ge_pci_tbl,
4099 #ifdef CONFIG_PM
4100 .suspend = myri10ge_suspend,
4101 .resume = myri10ge_resume,
4102 #endif
4103 };
4104
4105 #ifdef CONFIG_MYRI10GE_DCA
4106 static int
4107 myri10ge_notify_dca(struct notifier_block *nb, unsigned long event, void *p)
4108 {
4109 int err = driver_for_each_device(&myri10ge_driver.driver,
4110 NULL, &event,
4111 myri10ge_notify_dca_device);
4112
4113 if (err)
4114 return NOTIFY_BAD;
4115 return NOTIFY_DONE;
4116 }
4117
4118 static struct notifier_block myri10ge_dca_notifier = {
4119 .notifier_call = myri10ge_notify_dca,
4120 .next = NULL,
4121 .priority = 0,
4122 };
4123 #endif /* CONFIG_MYRI10GE_DCA */
4124
4125 static __init int myri10ge_init_module(void)
4126 {
4127 printk(KERN_INFO "%s: Version %s\n", myri10ge_driver.name,
4128 MYRI10GE_VERSION_STR);
4129
4130 if (myri10ge_rss_hash > MXGEFW_RSS_HASH_TYPE_MAX) {
4131 printk(KERN_ERR
4132 "%s: Illegal rssh hash type %d, defaulting to source port\n",
4133 myri10ge_driver.name, myri10ge_rss_hash);
4134 myri10ge_rss_hash = MXGEFW_RSS_HASH_TYPE_SRC_PORT;
4135 }
4136 #ifdef CONFIG_MYRI10GE_DCA
4137 dca_register_notify(&myri10ge_dca_notifier);
4138 #endif
4139 if (myri10ge_max_slices > MYRI10GE_MAX_SLICES)
4140 myri10ge_max_slices = MYRI10GE_MAX_SLICES;
4141
4142 return pci_register_driver(&myri10ge_driver);
4143 }
4144
4145 module_init(myri10ge_init_module);
4146
4147 static __exit void myri10ge_cleanup_module(void)
4148 {
4149 #ifdef CONFIG_MYRI10GE_DCA
4150 dca_unregister_notify(&myri10ge_dca_notifier);
4151 #endif
4152 pci_unregister_driver(&myri10ge_driver);
4153 }
4154
4155 module_exit(myri10ge_cleanup_module);
Support for the Chinese Samsung S3C2440 based development boards