2 * DA8XX/OMAP L1XX platform device data
4 * Copyright (c) 2007-2009, MontaVista Software, Inc. <source@mvista.com>
5 * Derived from code that was:
6 * Copyright (C) 2006 Komal Shah <komal_shah802003@yahoo.com>
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
13 #include <linux/init.h>
14 #include <linux/platform_device.h>
15 #include <linux/dma-mapping.h>
16 #include <linux/serial_8250.h>
18 #include <mach/cputype.h>
19 #include <mach/common.h>
20 #include <mach/time.h>
21 #include <mach/da8xx.h>
22 #include <mach/cpuidle.h>
26 #define DA8XX_TPCC_BASE 0x01c00000
27 #define DA8XX_TPTC0_BASE 0x01c08000
28 #define DA8XX_TPTC1_BASE 0x01c08400
29 #define DA8XX_WDOG_BASE 0x01c21000 /* DA8XX_TIMER64P1_BASE */
30 #define DA8XX_I2C0_BASE 0x01c22000
31 #define DA8XX_RTC_BASE 0x01C23000
32 #define DA8XX_EMAC_CPPI_PORT_BASE 0x01e20000
33 #define DA8XX_EMAC_CPGMACSS_BASE 0x01e22000
34 #define DA8XX_EMAC_CPGMAC_BASE 0x01e23000
35 #define DA8XX_EMAC_MDIO_BASE 0x01e24000
36 #define DA8XX_GPIO_BASE 0x01e26000
37 #define DA8XX_I2C1_BASE 0x01e28000
39 #define DA8XX_EMAC_CTRL_REG_OFFSET 0x3000
40 #define DA8XX_EMAC_MOD_REG_OFFSET 0x2000
41 #define DA8XX_EMAC_RAM_OFFSET 0x0000
42 #define DA8XX_MDIO_REG_OFFSET 0x4000
43 #define DA8XX_EMAC_CTRL_RAM_SIZE SZ_8K
45 void __iomem
*da8xx_syscfg0_base
;
46 void __iomem
*da8xx_syscfg1_base
;
48 static struct plat_serial8250_port da8xx_serial_pdata
[] = {
50 .mapbase
= DA8XX_UART0_BASE
,
51 .irq
= IRQ_DA8XX_UARTINT0
,
52 .flags
= UPF_BOOT_AUTOCONF
| UPF_SKIP_TEST
|
58 .mapbase
= DA8XX_UART1_BASE
,
59 .irq
= IRQ_DA8XX_UARTINT1
,
60 .flags
= UPF_BOOT_AUTOCONF
| UPF_SKIP_TEST
|
66 .mapbase
= DA8XX_UART2_BASE
,
67 .irq
= IRQ_DA8XX_UARTINT2
,
68 .flags
= UPF_BOOT_AUTOCONF
| UPF_SKIP_TEST
|
78 struct platform_device da8xx_serial_device
= {
80 .id
= PLAT8250_DEV_PLATFORM
,
82 .platform_data
= da8xx_serial_pdata
,
86 static const s8 da8xx_dma_chan_no_event
[] = {
91 static const s8 da8xx_queue_tc_mapping
[][2] = {
92 /* {event queue no, TC no} */
98 static const s8 da8xx_queue_priority_mapping
[][2] = {
99 /* {event queue no, Priority} */
105 static struct edma_soc_info da8xx_edma_info
[] = {
112 .noevent
= da8xx_dma_chan_no_event
,
113 .queue_tc_mapping
= da8xx_queue_tc_mapping
,
114 .queue_priority_mapping
= da8xx_queue_priority_mapping
,
118 static struct resource da8xx_edma_resources
[] = {
121 .start
= DA8XX_TPCC_BASE
,
122 .end
= DA8XX_TPCC_BASE
+ SZ_32K
- 1,
123 .flags
= IORESOURCE_MEM
,
127 .start
= DA8XX_TPTC0_BASE
,
128 .end
= DA8XX_TPTC0_BASE
+ SZ_1K
- 1,
129 .flags
= IORESOURCE_MEM
,
133 .start
= DA8XX_TPTC1_BASE
,
134 .end
= DA8XX_TPTC1_BASE
+ SZ_1K
- 1,
135 .flags
= IORESOURCE_MEM
,
139 .start
= IRQ_DA8XX_CCINT0
,
140 .flags
= IORESOURCE_IRQ
,
144 .start
= IRQ_DA8XX_CCERRINT
,
145 .flags
= IORESOURCE_IRQ
,
149 static struct platform_device da8xx_edma_device
= {
153 .platform_data
= da8xx_edma_info
,
155 .num_resources
= ARRAY_SIZE(da8xx_edma_resources
),
156 .resource
= da8xx_edma_resources
,
159 int __init
da8xx_register_edma(void)
161 return platform_device_register(&da8xx_edma_device
);
164 static struct resource da8xx_i2c_resources0
[] = {
166 .start
= DA8XX_I2C0_BASE
,
167 .end
= DA8XX_I2C0_BASE
+ SZ_4K
- 1,
168 .flags
= IORESOURCE_MEM
,
171 .start
= IRQ_DA8XX_I2CINT0
,
172 .end
= IRQ_DA8XX_I2CINT0
,
173 .flags
= IORESOURCE_IRQ
,
177 static struct platform_device da8xx_i2c_device0
= {
178 .name
= "i2c_davinci",
180 .num_resources
= ARRAY_SIZE(da8xx_i2c_resources0
),
181 .resource
= da8xx_i2c_resources0
,
184 static struct resource da8xx_i2c_resources1
[] = {
186 .start
= DA8XX_I2C1_BASE
,
187 .end
= DA8XX_I2C1_BASE
+ SZ_4K
- 1,
188 .flags
= IORESOURCE_MEM
,
191 .start
= IRQ_DA8XX_I2CINT1
,
192 .end
= IRQ_DA8XX_I2CINT1
,
193 .flags
= IORESOURCE_IRQ
,
197 static struct platform_device da8xx_i2c_device1
= {
198 .name
= "i2c_davinci",
200 .num_resources
= ARRAY_SIZE(da8xx_i2c_resources1
),
201 .resource
= da8xx_i2c_resources1
,
204 int __init
da8xx_register_i2c(int instance
,
205 struct davinci_i2c_platform_data
*pdata
)
207 struct platform_device
*pdev
;
210 pdev
= &da8xx_i2c_device0
;
211 else if (instance
== 1)
212 pdev
= &da8xx_i2c_device1
;
216 pdev
->dev
.platform_data
= pdata
;
217 return platform_device_register(pdev
);
220 static struct resource da8xx_watchdog_resources
[] = {
222 .start
= DA8XX_WDOG_BASE
,
223 .end
= DA8XX_WDOG_BASE
+ SZ_4K
- 1,
224 .flags
= IORESOURCE_MEM
,
228 struct platform_device davinci_wdt_device
= {
231 .num_resources
= ARRAY_SIZE(da8xx_watchdog_resources
),
232 .resource
= da8xx_watchdog_resources
,
235 int __init
da8xx_register_watchdog(void)
237 return platform_device_register(&davinci_wdt_device
);
240 static struct resource da8xx_emac_resources
[] = {
242 .start
= DA8XX_EMAC_CPPI_PORT_BASE
,
243 .end
= DA8XX_EMAC_CPPI_PORT_BASE
+ 0x5000 - 1,
244 .flags
= IORESOURCE_MEM
,
247 .start
= IRQ_DA8XX_C0_RX_THRESH_PULSE
,
248 .end
= IRQ_DA8XX_C0_RX_THRESH_PULSE
,
249 .flags
= IORESOURCE_IRQ
,
252 .start
= IRQ_DA8XX_C0_RX_PULSE
,
253 .end
= IRQ_DA8XX_C0_RX_PULSE
,
254 .flags
= IORESOURCE_IRQ
,
257 .start
= IRQ_DA8XX_C0_TX_PULSE
,
258 .end
= IRQ_DA8XX_C0_TX_PULSE
,
259 .flags
= IORESOURCE_IRQ
,
262 .start
= IRQ_DA8XX_C0_MISC_PULSE
,
263 .end
= IRQ_DA8XX_C0_MISC_PULSE
,
264 .flags
= IORESOURCE_IRQ
,
268 struct emac_platform_data da8xx_emac_pdata
= {
269 .ctrl_reg_offset
= DA8XX_EMAC_CTRL_REG_OFFSET
,
270 .ctrl_mod_reg_offset
= DA8XX_EMAC_MOD_REG_OFFSET
,
271 .ctrl_ram_offset
= DA8XX_EMAC_RAM_OFFSET
,
272 .mdio_reg_offset
= DA8XX_MDIO_REG_OFFSET
,
273 .ctrl_ram_size
= DA8XX_EMAC_CTRL_RAM_SIZE
,
274 .version
= EMAC_VERSION_2
,
277 static struct platform_device da8xx_emac_device
= {
278 .name
= "davinci_emac",
281 .platform_data
= &da8xx_emac_pdata
,
283 .num_resources
= ARRAY_SIZE(da8xx_emac_resources
),
284 .resource
= da8xx_emac_resources
,
287 int __init
da8xx_register_emac(void)
289 return platform_device_register(&da8xx_emac_device
);
292 static struct resource da830_mcasp1_resources
[] = {
295 .start
= DAVINCI_DA830_MCASP1_REG_BASE
,
296 .end
= DAVINCI_DA830_MCASP1_REG_BASE
+ (SZ_1K
* 12) - 1,
297 .flags
= IORESOURCE_MEM
,
301 .start
= DAVINCI_DA830_DMA_MCASP1_AXEVT
,
302 .end
= DAVINCI_DA830_DMA_MCASP1_AXEVT
,
303 .flags
= IORESOURCE_DMA
,
307 .start
= DAVINCI_DA830_DMA_MCASP1_AREVT
,
308 .end
= DAVINCI_DA830_DMA_MCASP1_AREVT
,
309 .flags
= IORESOURCE_DMA
,
313 static struct platform_device da830_mcasp1_device
= {
314 .name
= "davinci-mcasp",
316 .num_resources
= ARRAY_SIZE(da830_mcasp1_resources
),
317 .resource
= da830_mcasp1_resources
,
320 static struct resource da850_mcasp_resources
[] = {
323 .start
= DAVINCI_DA8XX_MCASP0_REG_BASE
,
324 .end
= DAVINCI_DA8XX_MCASP0_REG_BASE
+ (SZ_1K
* 12) - 1,
325 .flags
= IORESOURCE_MEM
,
329 .start
= DAVINCI_DA8XX_DMA_MCASP0_AXEVT
,
330 .end
= DAVINCI_DA8XX_DMA_MCASP0_AXEVT
,
331 .flags
= IORESOURCE_DMA
,
335 .start
= DAVINCI_DA8XX_DMA_MCASP0_AREVT
,
336 .end
= DAVINCI_DA8XX_DMA_MCASP0_AREVT
,
337 .flags
= IORESOURCE_DMA
,
341 static struct platform_device da850_mcasp_device
= {
342 .name
= "davinci-mcasp",
344 .num_resources
= ARRAY_SIZE(da850_mcasp_resources
),
345 .resource
= da850_mcasp_resources
,
348 void __init
da8xx_register_mcasp(int id
, struct snd_platform_data
*pdata
)
350 /* DA830/OMAP-L137 has 3 instances of McASP */
351 if (cpu_is_davinci_da830() && id
== 1) {
352 da830_mcasp1_device
.dev
.platform_data
= pdata
;
353 platform_device_register(&da830_mcasp1_device
);
354 } else if (cpu_is_davinci_da850()) {
355 da850_mcasp_device
.dev
.platform_data
= pdata
;
356 platform_device_register(&da850_mcasp_device
);
360 static const struct display_panel disp_panel
= {
367 static struct lcd_ctrl_config lcd_cfg
= {
377 .invert_line_clock
= 1,
378 .invert_frm_clock
= 1,
384 struct da8xx_lcdc_platform_data sharp_lcd035q3dg01_pdata
= {
385 .manu_name
= "sharp",
386 .controller_data
= &lcd_cfg
,
387 .type
= "Sharp_LCD035Q3DG01",
390 struct da8xx_lcdc_platform_data sharp_lk043t1dg01_pdata
= {
391 .manu_name
= "sharp",
392 .controller_data
= &lcd_cfg
,
393 .type
= "Sharp_LK043T1DG01",
396 static struct resource da8xx_lcdc_resources
[] = {
397 [0] = { /* registers */
398 .start
= DA8XX_LCD_CNTRL_BASE
,
399 .end
= DA8XX_LCD_CNTRL_BASE
+ SZ_4K
- 1,
400 .flags
= IORESOURCE_MEM
,
402 [1] = { /* interrupt */
403 .start
= IRQ_DA8XX_LCDINT
,
404 .end
= IRQ_DA8XX_LCDINT
,
405 .flags
= IORESOURCE_IRQ
,
409 static struct platform_device da8xx_lcdc_device
= {
410 .name
= "da8xx_lcdc",
412 .num_resources
= ARRAY_SIZE(da8xx_lcdc_resources
),
413 .resource
= da8xx_lcdc_resources
,
416 int __init
da8xx_register_lcdc(struct da8xx_lcdc_platform_data
*pdata
)
418 da8xx_lcdc_device
.dev
.platform_data
= pdata
;
419 return platform_device_register(&da8xx_lcdc_device
);
422 static struct resource da8xx_mmcsd0_resources
[] = {
424 .start
= DA8XX_MMCSD0_BASE
,
425 .end
= DA8XX_MMCSD0_BASE
+ SZ_4K
- 1,
426 .flags
= IORESOURCE_MEM
,
429 .start
= IRQ_DA8XX_MMCSDINT0
,
430 .end
= IRQ_DA8XX_MMCSDINT0
,
431 .flags
= IORESOURCE_IRQ
,
434 .start
= EDMA_CTLR_CHAN(0, 16),
435 .end
= EDMA_CTLR_CHAN(0, 16),
436 .flags
= IORESOURCE_DMA
,
439 .start
= EDMA_CTLR_CHAN(0, 17),
440 .end
= EDMA_CTLR_CHAN(0, 17),
441 .flags
= IORESOURCE_DMA
,
445 static struct platform_device da8xx_mmcsd0_device
= {
446 .name
= "davinci_mmc",
448 .num_resources
= ARRAY_SIZE(da8xx_mmcsd0_resources
),
449 .resource
= da8xx_mmcsd0_resources
,
452 int __init
da8xx_register_mmcsd0(struct davinci_mmc_config
*config
)
454 da8xx_mmcsd0_device
.dev
.platform_data
= config
;
455 return platform_device_register(&da8xx_mmcsd0_device
);
458 static struct resource da8xx_rtc_resources
[] = {
460 .start
= DA8XX_RTC_BASE
,
461 .end
= DA8XX_RTC_BASE
+ SZ_4K
- 1,
462 .flags
= IORESOURCE_MEM
,
465 .start
= IRQ_DA8XX_RTC
,
466 .end
= IRQ_DA8XX_RTC
,
467 .flags
= IORESOURCE_IRQ
,
470 .start
= IRQ_DA8XX_RTC
,
471 .end
= IRQ_DA8XX_RTC
,
472 .flags
= IORESOURCE_IRQ
,
476 static struct platform_device da8xx_rtc_device
= {
479 .num_resources
= ARRAY_SIZE(da8xx_rtc_resources
),
480 .resource
= da8xx_rtc_resources
,
483 int da8xx_register_rtc(void)
487 /* Unlock the rtc's registers */
488 __raw_writel(0x83e70b13, IO_ADDRESS(DA8XX_RTC_BASE
+ 0x6c));
489 __raw_writel(0x95a4f1e0, IO_ADDRESS(DA8XX_RTC_BASE
+ 0x70));
491 ret
= platform_device_register(&da8xx_rtc_device
);
493 /* Atleast on DA850, RTC is a wakeup source */
494 device_init_wakeup(&da8xx_rtc_device
.dev
, true);
499 static struct resource da8xx_cpuidle_resources
[] = {
501 .start
= DA8XX_DDR2_CTL_BASE
,
502 .end
= DA8XX_DDR2_CTL_BASE
+ SZ_32K
- 1,
503 .flags
= IORESOURCE_MEM
,
507 /* DA8XX devices support DDR2 power down */
508 static struct davinci_cpuidle_config da8xx_cpuidle_pdata
= {
513 static struct platform_device da8xx_cpuidle_device
= {
514 .name
= "cpuidle-davinci",
515 .num_resources
= ARRAY_SIZE(da8xx_cpuidle_resources
),
516 .resource
= da8xx_cpuidle_resources
,
518 .platform_data
= &da8xx_cpuidle_pdata
,
522 int __init
da8xx_register_cpuidle(void)
524 return platform_device_register(&da8xx_cpuidle_device
);