arch/mips/kernel/ptrace.c

   1 /*
   2  * This file is subject to the terms and conditions of the GNU General Public
   3  * License.  See the file "COPYING" in the main directory of this archive
   4  * for more details.
   5  *
   6  * Copyright (C) 1992 Ross Biro
   7  * Copyright (C) Linus Torvalds
   8  * Copyright (C) 1994, 95, 96, 97, 98, 2000 Ralf Baechle
   9  * Copyright (C) 1996 David S. Miller
  10  * Kevin D. Kissell, kevink@mips.com and Carsten Langgaard, carstenl@mips.com
  11  * Copyright (C) 1999 MIPS Technologies, Inc.
  12  * Copyright (C) 2000 Ulf Carlsson
  13  *
  14  * At this time Linux/MIPS64 only supports syscall tracing, even for 32-bit
  15  * binaries.
  16  */
  17 #include <linux/compiler.h>
  18 #include <linux/kernel.h>
  19 #include <linux/sched.h>
  20 #include <linux/mm.h>
  21 #include <linux/errno.h>
  22 #include <linux/ptrace.h>
  23 #include <linux/smp.h>
  24 #include <linux/user.h>
  25 #include <linux/security.h>
  26 #include <linux/audit.h>
  27 #include <linux/seccomp.h>
  28
  29 #include <asm/byteorder.h>
  30 #include <asm/cpu.h>
  31 #include <asm/dsp.h>
  32 #include <asm/fpu.h>
  33 #include <asm/mipsregs.h>
  34 #include <asm/mipsmtregs.h>
  35 #include <asm/pgtable.h>
  36 #include <asm/page.h>
  37 #include <asm/system.h>
  38 #include <asm/uaccess.h>
  39 #include <asm/bootinfo.h>
  40 #include <asm/reg.h>
  41
  42 /*
  43  * Called by kernel/ptrace.c when detaching..
  44  *
  45  * Make sure single step bits etc are not set.
  46  */
  47 void ptrace_disable(struct task_struct *child)
  48 {
  49         /* Don't load the watchpoint registers for the ex-child. */
  50         clear_tsk_thread_flag(child, TIF_LOAD_WATCH);
  51 }
  52
  53 /*
  54  * Read a general register set.  We always use the 64-bit format, even
  55  * for 32-bit kernels and for 32-bit processes on a 64-bit kernel.
  56  * Registers are sign extended to fill the available space.
  57  */
  58 int ptrace_getregs(struct task_struct *child, __s64 __user *data)
  59 {
  60         struct pt_regs *regs;
  61         int i;
  62
  63         if (!access_ok(VERIFY_WRITE, data, 38 * 8))
  64                 return -EIO;
  65
  66         regs = task_pt_regs(child);
  67
  68         for (i = 0; i < 32; i++)
  69                 __put_user((long)regs->regs[i], data + i);
  70         __put_user((long)regs->lo, data + EF_LO - EF_R0);
  71         __put_user((long)regs->hi, data + EF_HI - EF_R0);
  72         __put_user((long)regs->cp0_epc, data + EF_CP0_EPC - EF_R0);
  73         __put_user((long)regs->cp0_badvaddr, data + EF_CP0_BADVADDR - EF_R0);
  74         __put_user((long)regs->cp0_status, data + EF_CP0_STATUS - EF_R0);
  75         __put_user((long)regs->cp0_cause, data + EF_CP0_CAUSE - EF_R0);
  76
  77         return 0;
  78 }
  79
  80 /*
  81  * Write a general register set.  As for PTRACE_GETREGS, we always use
  82  * the 64-bit format.  On a 32-bit kernel only the lower order half
  83  * (according to endianness) will be used.
  84  */
  85 int ptrace_setregs(struct task_struct *child, __s64 __user *data)
  86 {
  87         struct pt_regs *regs;
  88         int i;
  89
  90         if (!access_ok(VERIFY_READ, data, 38 * 8))
  91                 return -EIO;
  92
  93         regs = task_pt_regs(child);
  94
  95         for (i = 0; i < 32; i++)
  96                 __get_user(regs->regs[i], data + i);
  97         __get_user(regs->lo, data + EF_LO - EF_R0);
  98         __get_user(regs->hi, data + EF_HI - EF_R0);
  99         __get_user(regs->cp0_epc, data + EF_CP0_EPC - EF_R0);
 100
 101         /* badvaddr, status, and cause may not be written.  */
 102
 103         return 0;
 104 }
 105
 106 int ptrace_getfpregs(struct task_struct *child, __u32 __user *data)
 107 {
 108         int i;
 109         unsigned int tmp;
 110
 111         if (!access_ok(VERIFY_WRITE, data, 33 * 8))
 112                 return -EIO;
 113
 114         if (tsk_used_math(child)) {
 115                 fpureg_t *fregs = get_fpu_regs(child);
 116                 for (i = 0; i < 32; i++)
 117                         __put_user(fregs[i], i + (__u64 __user *) data);
 118         } else {
 119                 for (i = 0; i < 32; i++)
 120                         __put_user((__u64) -1, i + (__u64 __user *) data);
 121         }
 122
 123         __put_user(child->thread.fpu.fcr31, data + 64);
 124
 125         preempt_disable();
 126         if (cpu_has_fpu) {
 127                 unsigned int flags;
 128
 129                 if (cpu_has_mipsmt) {
 130                         unsigned int vpflags = dvpe();
 131                         flags = read_c0_status();
 132                         __enable_fpu();
 133                         __asm__ __volatile__("cfc1\t%0,$0" : "=r" (tmp));
 134                         write_c0_status(flags);
 135                         evpe(vpflags);
 136                 } else {
 137                         flags = read_c0_status();
 138                         __enable_fpu();
 139                         __asm__ __volatile__("cfc1\t%0,$0" : "=r" (tmp));
 140                         write_c0_status(flags);
 141                 }
 142         } else {
 143                 tmp = 0;
 144         }
 145         preempt_enable();
 146         __put_user(tmp, data + 65);
 147
 148         return 0;
 149 }
 150
 151 int ptrace_setfpregs(struct task_struct *child, __u32 __user *data)
 152 {
 153         fpureg_t *fregs;
 154         int i;
 155
 156         if (!access_ok(VERIFY_READ, data, 33 * 8))
 157                 return -EIO;
 158
 159         fregs = get_fpu_regs(child);
 160
 161         for (i = 0; i < 32; i++)
 162                 __get_user(fregs[i], i + (__u64 __user *) data);
 163
 164         __get_user(child->thread.fpu.fcr31, data + 64);
 165
 166         /* FIR may not be written.  */
 167
 168         return 0;
 169 }
 170
 171 int ptrace_get_watch_regs(struct task_struct *child,
 172                           struct pt_watch_regs __user *addr)
 173 {
 174         enum pt_watch_style style;
 175         int i;
 176
 177         if (!cpu_has_watch || current_cpu_data.watch_reg_use_cnt == 0)
 178                 return -EIO;
 179         if (!access_ok(VERIFY_WRITE, addr, sizeof(struct pt_watch_regs)))
 180                 return -EIO;
 181
 182 #ifdef CONFIG_32BIT
 183         style = pt_watch_style_mips32;
 184 #define WATCH_STYLE mips32
 185 #else
 186         style = pt_watch_style_mips64;
 187 #define WATCH_STYLE mips64
 188 #endif
 189
 190         __put_user(style, &addr->style);
 191         __put_user(current_cpu_data.watch_reg_use_cnt,
 192                    &addr->WATCH_STYLE.num_valid);
 193         for (i = 0; i < current_cpu_data.watch_reg_use_cnt; i++) {
 194                 __put_user(child->thread.watch.mips3264.watchlo[i],
 195                            &addr->WATCH_STYLE.watchlo[i]);
 196                 __put_user(child->thread.watch.mips3264.watchhi[i] & 0xfff,
 197                            &addr->WATCH_STYLE.watchhi[i]);
 198                 __put_user(current_cpu_data.watch_reg_masks[i],
 199                            &addr->WATCH_STYLE.watch_masks[i]);
 200         }
 201         for (; i < 8; i++) {
 202                 __put_user(0, &addr->WATCH_STYLE.watchlo[i]);
 203                 __put_user(0, &addr->WATCH_STYLE.watchhi[i]);
 204                 __put_user(0, &addr->WATCH_STYLE.watch_masks[i]);
 205         }
 206
 207         return 0;
 208 }
 209
 210 int ptrace_set_watch_regs(struct task_struct *child,
 211                           struct pt_watch_regs __user *addr)
 212 {
 213         int i;
 214         int watch_active = 0;
 215         unsigned long lt[NUM_WATCH_REGS];
 216         u16 ht[NUM_WATCH_REGS];
 217
 218         if (!cpu_has_watch || current_cpu_data.watch_reg_use_cnt == 0)
 219                 return -EIO;
 220         if (!access_ok(VERIFY_READ, addr, sizeof(struct pt_watch_regs)))
 221                 return -EIO;
 222         /* Check the values. */
 223         for (i = 0; i < current_cpu_data.watch_reg_use_cnt; i++) {
 224                 __get_user(lt[i], &addr->WATCH_STYLE.watchlo[i]);
 225 #ifdef CONFIG_32BIT
 226                 if (lt[i] & __UA_LIMIT)
 227                         return -EINVAL;
 228 #else
 229                 if (test_tsk_thread_flag(child, TIF_32BIT_ADDR)) {
 230                         if (lt[i] & 0xffffffff80000000UL)
 231                                 return -EINVAL;
 232                 } else {
 233                         if (lt[i] & __UA_LIMIT)
 234                                 return -EINVAL;
 235                 }
 236 #endif
 237                 __get_user(ht[i], &addr->WATCH_STYLE.watchhi[i]);
 238                 if (ht[i] & ~0xff8)
 239                         return -EINVAL;
 240         }
 241         /* Install them. */
 242         for (i = 0; i < current_cpu_data.watch_reg_use_cnt; i++) {
 243                 if (lt[i] & 7)
 244                         watch_active = 1;
 245                 child->thread.watch.mips3264.watchlo[i] = lt[i];
 246                 /* Set the G bit. */
 247                 child->thread.watch.mips3264.watchhi[i] = ht[i];
 248         }
 249
 250         if (watch_active)
 251                 set_tsk_thread_flag(child, TIF_LOAD_WATCH);
 252         else
 253                 clear_tsk_thread_flag(child, TIF_LOAD_WATCH);
 254
 255         return 0;
 256 }
 257
 258 long arch_ptrace(struct task_struct *child, long request,
 259                  unsigned long addr, unsigned long data)
 260 {
 261         int ret;
 262
 263         switch (request) {
 264         /* when I and D space are separate, these will need to be fixed. */
 265         case PTRACE_PEEKTEXT: /* read word at location addr. */
 266         case PTRACE_PEEKDATA:
 267                 ret = generic_ptrace_peekdata(child, addr, data);
 268                 break;
 269
 270         /* Read the word at location addr in the USER area. */
 271         case PTRACE_PEEKUSR: {
 272                 struct pt_regs *regs;
 273                 unsigned long tmp = 0;
 274
 275                 regs = task_pt_regs(child);
 276                 ret = 0;  /* Default return value. */
 277
 278                 switch (addr) {
 279                 case 0 ... 31:
 280                         tmp = regs->regs[addr];
 281                         break;
 282                 case FPR_BASE ... FPR_BASE + 31:
 283                         if (tsk_used_math(child)) {
 284                                 fpureg_t *fregs = get_fpu_regs(child);
 285
 286 #ifdef CONFIG_32BIT
 287                                 /*
 288                                  * The odd registers are actually the high
 289                                  * order bits of the values stored in the even
 290                                  * registers - unless we're using r2k_switch.S.
 291                                  */
 292                                 if (addr & 1)
 293                                         tmp = (unsigned long) (fregs[((addr & ~1) - 32)] >> 32);
 294                                 else
 295                                         tmp = (unsigned long) (fregs[(addr - 32)] & 0xffffffff);
 296 #endif
 297 #ifdef CONFIG_64BIT
 298                                 tmp = fregs[addr - FPR_BASE];
 299 #endif
 300                         } else {
 301                                 tmp = -1;       /* FP not yet used  */
 302                         }
 303                         break;
 304                 case PC:
 305                         tmp = regs->cp0_epc;
 306                         break;
 307                 case CAUSE:
 308                         tmp = regs->cp0_cause;
 309                         break;
 310                 case BADVADDR:
 311                         tmp = regs->cp0_badvaddr;
 312                         break;
 313                 case MMHI:
 314                         tmp = regs->hi;
 315                         break;
 316                 case MMLO:
 317                         tmp = regs->lo;
 318                         break;
 319 #ifdef CONFIG_CPU_HAS_SMARTMIPS
 320                 case ACX:
 321                         tmp = regs->acx;
 322                         break;
 323 #endif
 324                 case FPC_CSR:
 325                         tmp = child->thread.fpu.fcr31;
 326                         break;
 327                 case FPC_EIR: { /* implementation / version register */
 328                         unsigned int flags;
 329 #ifdef CONFIG_MIPS_MT_SMTC
 330                         unsigned long irqflags;
 331                         unsigned int mtflags;
 332 #endif /* CONFIG_MIPS_MT_SMTC */
 333
 334                         preempt_disable();
 335                         if (!cpu_has_fpu) {
 336                                 preempt_enable();
 337                                 break;
 338                         }
 339
 340 #ifdef CONFIG_MIPS_MT_SMTC
 341                         /* Read-modify-write of Status must be atomic */
 342                         local_irq_save(irqflags);
 343                         mtflags = dmt();
 344 #endif /* CONFIG_MIPS_MT_SMTC */
 345                         if (cpu_has_mipsmt) {
 346                                 unsigned int vpflags = dvpe();
 347                                 flags = read_c0_status();
 348                                 __enable_fpu();
 349                                 __asm__ __volatile__("cfc1\t%0,$0": "=r" (tmp));
 350                                 write_c0_status(flags);
 351                                 evpe(vpflags);
 352                         } else {
 353                                 flags = read_c0_status();
 354                                 __enable_fpu();
 355                                 __asm__ __volatile__("cfc1\t%0,$0": "=r" (tmp));
 356                                 write_c0_status(flags);
 357                         }
 358 #ifdef CONFIG_MIPS_MT_SMTC
 359                         emt(mtflags);
 360                         local_irq_restore(irqflags);
 361 #endif /* CONFIG_MIPS_MT_SMTC */
 362                         preempt_enable();
 363                         break;
 364                 }
 365                 case DSP_BASE ... DSP_BASE + 5: {
 366                         dspreg_t *dregs;
 367
 368                         if (!cpu_has_dsp) {
 369                                 tmp = 0;
 370                                 ret = -EIO;
 371                                 goto out;
 372                         }
 373                         dregs = __get_dsp_regs(child);
 374                         tmp = (unsigned long) (dregs[addr - DSP_BASE]);
 375                         break;
 376                 }
 377                 case DSP_CONTROL:
 378                         if (!cpu_has_dsp) {
 379                                 tmp = 0;
 380                                 ret = -EIO;
 381                                 goto out;
 382                         }
 383                         tmp = child->thread.dsp.dspcontrol;
 384                         break;
 385                 default:
 386                         tmp = 0;
 387                         ret = -EIO;
 388                         goto out;
 389                 }
 390                 ret = put_user(tmp, (unsigned long __user *) data);
 391                 break;
 392         }
 393
 394         /* when I and D space are separate, this will have to be fixed. */
 395         case PTRACE_POKETEXT: /* write the word at location addr. */
 396         case PTRACE_POKEDATA:
 397                 ret = generic_ptrace_pokedata(child, addr, data);
 398                 break;
 399
 400         case PTRACE_POKEUSR: {
 401                 struct pt_regs *regs;
 402                 ret = 0;
 403                 regs = task_pt_regs(child);
 404
 405                 switch (addr) {
 406                 case 0 ... 31:
 407                         regs->regs[addr] = data;
 408                         break;
 409                 case FPR_BASE ... FPR_BASE + 31: {
 410                         fpureg_t *fregs = get_fpu_regs(child);
 411
 412                         if (!tsk_used_math(child)) {
 413                                 /* FP not yet used  */
 414                                 memset(&child->thread.fpu, ~0,
 415                                        sizeof(child->thread.fpu));
 416                                 child->thread.fpu.fcr31 = 0;
 417                         }
 418 #ifdef CONFIG_32BIT
 419                         /*
 420                          * The odd registers are actually the high order bits
 421                          * of the values stored in the even registers - unless
 422                          * we're using r2k_switch.S.
 423                          */
 424                         if (addr & 1) {
 425                                 fregs[(addr & ~1) - FPR_BASE] &= 0xffffffff;
 426                                 fregs[(addr & ~1) - FPR_BASE] |= ((unsigned long long) data) << 32;
 427                         } else {
 428                                 fregs[addr - FPR_BASE] &= ~0xffffffffLL;
 429                                 fregs[addr - FPR_BASE] |= data;
 430                         }
 431 #endif
 432 #ifdef CONFIG_64BIT
 433                         fregs[addr - FPR_BASE] = data;
 434 #endif
 435                         break;
 436                 }
 437                 case PC:
 438                         regs->cp0_epc = data;
 439                         break;
 440                 case MMHI:
 441                         regs->hi = data;
 442                         break;
 443                 case MMLO:
 444                         regs->lo = data;
 445                         break;
 446 #ifdef CONFIG_CPU_HAS_SMARTMIPS
 447                 case ACX:
 448                         regs->acx = data;
 449                         break;
 450 #endif
 451                 case FPC_CSR:
 452                         child->thread.fpu.fcr31 = data;
 453                         break;
 454                 case DSP_BASE ... DSP_BASE + 5: {
 455                         dspreg_t *dregs;
 456
 457                         if (!cpu_has_dsp) {
 458                                 ret = -EIO;
 459                                 break;
 460                         }
 461
 462                         dregs = __get_dsp_regs(child);
 463                         dregs[addr - DSP_BASE] = data;
 464                         break;
 465                 }
 466                 case DSP_CONTROL:
 467                         if (!cpu_has_dsp) {
 468                                 ret = -EIO;
 469                                 break;
 470                         }
 471                         child->thread.dsp.dspcontrol = data;
 472                         break;
 473                 default:
 474                         /* The rest are not allowed. */
 475                         ret = -EIO;
 476                         break;
 477                 }
 478                 break;
 479                 }
 480
 481         case PTRACE_GETREGS:
 482                 ret = ptrace_getregs(child, (__s64 __user *) data);
 483                 break;
 484
 485         case PTRACE_SETREGS:
 486                 ret = ptrace_setregs(child, (__s64 __user *) data);
 487                 break;
 488
 489         case PTRACE_GETFPREGS:
 490                 ret = ptrace_getfpregs(child, (__u32 __user *) data);
 491                 break;
 492
 493         case PTRACE_SETFPREGS:
 494                 ret = ptrace_setfpregs(child, (__u32 __user *) data);
 495                 break;
 496
 497         case PTRACE_GET_THREAD_AREA:
 498                 ret = put_user(task_thread_info(child)->tp_value,
 499                                 (unsigned long __user *) data);
 500                 break;
 501
 502         case PTRACE_GET_WATCH_REGS:
 503                 ret = ptrace_get_watch_regs(child,
 504                                         (struct pt_watch_regs __user *) addr);
 505                 break;
 506
 507         case PTRACE_SET_WATCH_REGS:
 508                 ret = ptrace_set_watch_regs(child,
 509                                         (struct pt_watch_regs __user *) addr);
 510                 break;
 511
 512         default:
 513                 ret = ptrace_request(child, request, addr, data);
 514                 break;
 515         }
 516  out:
 517         return ret;
 518 }
 519
 520 static inline int audit_arch(void)
 521 {
 522         int arch = EM_MIPS;
 523 #ifdef CONFIG_64BIT
 524         arch |=  __AUDIT_ARCH_64BIT;
 525 #endif
 526 #if defined(__LITTLE_ENDIAN)
 527         arch |=  __AUDIT_ARCH_LE;
 528 #endif
 529         return arch;
 530 }
 531
 532 /*
 533  * Notification of system call entry/exit
 534  * - triggered by current->work.syscall_trace
 535  */
 536 asmlinkage void do_syscall_trace(struct pt_regs *regs, int entryexit)
 537 {
 538         /* do the secure computing check first */
 539         if (!entryexit)
 540                 secure_computing(regs->regs[2]);
 541
 542         if (unlikely(current->audit_context) && entryexit)
 543                 audit_syscall_exit(AUDITSC_RESULT(regs->regs[2]),
 544                                    regs->regs[2]);
 545
 546         if (!(current->ptrace & PT_PTRACED))
 547                 goto out;
 548
 549         if (!test_thread_flag(TIF_SYSCALL_TRACE))
 550                 goto out;
 551
 552         /* The 0x80 provides a way for the tracing parent to distinguish
 553            between a syscall stop and SIGTRAP delivery */
 554         ptrace_notify(SIGTRAP | ((current->ptrace & PT_TRACESYSGOOD) ?
 555                                  0x80 : 0));
 556
 557         /*
 558          * this isn't the same as continuing with a signal, but it will do
 559          * for normal use.  strace only continues with a signal if the
 560          * stopping signal is not SIGTRAP.  -brl
 561          */
 562         if (current->exit_code) {
 563                 send_sig(current->exit_code, current, 1);
 564                 current->exit_code = 0;
 565         }
 566
 567 out:
 568         if (unlikely(current->audit_context) && !entryexit)
 569                 audit_syscall_entry(audit_arch(), regs->regs[2],
 570                                     regs->regs[4], regs->regs[5],
 571                                     regs->regs[6], regs->regs[7]);
 572 }