arch/arm/mach-at91/at91sam9g45.c

   1 /*
   2  *  Chip-specific setup code for the AT91SAM9G45 family
   3  *
   4  *  Copyright (C) 2009 Atmel Corporation.
   5  *
   6  * This program is free software; you can redistribute it and/or modify
   7  * it under the terms of the GNU General Public License as published by
   8  * the Free Software Foundation; either version 2 of the License, or
   9  * (at your option) any later version.
  10  *
  11  */
  12
  13 #include <linux/module.h>
  14 #include <linux/pm.h>
  15
  16 #include <asm/irq.h>
  17 #include <asm/mach/arch.h>
  18 #include <asm/mach/map.h>
  19 #include <mach/at91sam9g45.h>
  20 #include <mach/at91_pmc.h>
  21 #include <mach/at91_rstc.h>
  22 #include <mach/at91_shdwc.h>
  23 #include <mach/cpu.h>
  24
  25 #include "generic.h"
  26 #include "clock.h"
  27
  28 static struct map_desc at91sam9g45_io_desc[] __initdata = {
  29         {
  30                 .virtual        = AT91_VA_BASE_SYS,
  31                 .pfn            = __phys_to_pfn(AT91_BASE_SYS),
  32                 .length         = SZ_16K,
  33                 .type           = MT_DEVICE,
  34         }, {
  35                 .virtual        = AT91_IO_VIRT_BASE - AT91SAM9G45_SRAM_SIZE,
  36                 .pfn            = __phys_to_pfn(AT91SAM9G45_SRAM_BASE),
  37                 .length         = AT91SAM9G45_SRAM_SIZE,
  38                 .type           = MT_DEVICE,
  39         }
  40 };
  41
  42 /* --------------------------------------------------------------------
  43  *  Clocks
  44  * -------------------------------------------------------------------- */
  45
  46 /*
  47  * The peripheral clocks.
  48  */
  49 static struct clk pioA_clk = {
  50         .name           = "pioA_clk",
  51         .pmc_mask       = 1 << AT91SAM9G45_ID_PIOA,
  52         .type           = CLK_TYPE_PERIPHERAL,
  53 };
  54 static struct clk pioB_clk = {
  55         .name           = "pioB_clk",
  56         .pmc_mask       = 1 << AT91SAM9G45_ID_PIOB,
  57         .type           = CLK_TYPE_PERIPHERAL,
  58 };
  59 static struct clk pioC_clk = {
  60         .name           = "pioC_clk",
  61         .pmc_mask       = 1 << AT91SAM9G45_ID_PIOC,
  62         .type           = CLK_TYPE_PERIPHERAL,
  63 };
  64 static struct clk pioDE_clk = {
  65         .name           = "pioDE_clk",
  66         .pmc_mask       = 1 << AT91SAM9G45_ID_PIODE,
  67         .type           = CLK_TYPE_PERIPHERAL,
  68 };
  69 static struct clk usart0_clk = {
  70         .name           = "usart0_clk",
  71         .pmc_mask       = 1 << AT91SAM9G45_ID_US0,
  72         .type           = CLK_TYPE_PERIPHERAL,
  73 };
  74 static struct clk usart1_clk = {
  75         .name           = "usart1_clk",
  76         .pmc_mask       = 1 << AT91SAM9G45_ID_US1,
  77         .type           = CLK_TYPE_PERIPHERAL,
  78 };
  79 static struct clk usart2_clk = {
  80         .name           = "usart2_clk",
  81         .pmc_mask       = 1 << AT91SAM9G45_ID_US2,
  82         .type           = CLK_TYPE_PERIPHERAL,
  83 };
  84 static struct clk usart3_clk = {
  85         .name           = "usart3_clk",
  86         .pmc_mask       = 1 << AT91SAM9G45_ID_US3,
  87         .type           = CLK_TYPE_PERIPHERAL,
  88 };
  89 static struct clk mmc0_clk = {
  90         .name           = "mci0_clk",
  91         .pmc_mask       = 1 << AT91SAM9G45_ID_MCI0,
  92         .type           = CLK_TYPE_PERIPHERAL,
  93 };
  94 static struct clk twi0_clk = {
  95         .name           = "twi0_clk",
  96         .pmc_mask       = 1 << AT91SAM9G45_ID_TWI0,
  97         .type           = CLK_TYPE_PERIPHERAL,
  98 };
  99 static struct clk twi1_clk = {
 100         .name           = "twi1_clk",
 101         .pmc_mask       = 1 << AT91SAM9G45_ID_TWI1,
 102         .type           = CLK_TYPE_PERIPHERAL,
 103 };
 104 static struct clk spi0_clk = {
 105         .name           = "spi0_clk",
 106         .pmc_mask       = 1 << AT91SAM9G45_ID_SPI0,
 107         .type           = CLK_TYPE_PERIPHERAL,
 108 };
 109 static struct clk spi1_clk = {
 110         .name           = "spi1_clk",
 111         .pmc_mask       = 1 << AT91SAM9G45_ID_SPI1,
 112         .type           = CLK_TYPE_PERIPHERAL,
 113 };
 114 static struct clk ssc0_clk = {
 115         .name           = "ssc0_clk",
 116         .pmc_mask       = 1 << AT91SAM9G45_ID_SSC0,
 117         .type           = CLK_TYPE_PERIPHERAL,
 118 };
 119 static struct clk ssc1_clk = {
 120         .name           = "ssc1_clk",
 121         .pmc_mask       = 1 << AT91SAM9G45_ID_SSC1,
 122         .type           = CLK_TYPE_PERIPHERAL,
 123 };
 124 static struct clk tcb_clk = {
 125         .name           = "tcb_clk",
 126         .pmc_mask       = 1 << AT91SAM9G45_ID_TCB,
 127         .type           = CLK_TYPE_PERIPHERAL,
 128 };
 129 static struct clk pwm_clk = {
 130         .name           = "pwm_clk",
 131         .pmc_mask       = 1 << AT91SAM9G45_ID_PWMC,
 132         .type           = CLK_TYPE_PERIPHERAL,
 133 };
 134 static struct clk tsc_clk = {
 135         .name           = "tsc_clk",
 136         .pmc_mask       = 1 << AT91SAM9G45_ID_TSC,
 137         .type           = CLK_TYPE_PERIPHERAL,
 138 };
 139 static struct clk dma_clk = {
 140         .name           = "dma_clk",
 141         .pmc_mask       = 1 << AT91SAM9G45_ID_DMA,
 142         .type           = CLK_TYPE_PERIPHERAL,
 143 };
 144 static struct clk uhphs_clk = {
 145         .name           = "uhphs_clk",
 146         .pmc_mask       = 1 << AT91SAM9G45_ID_UHPHS,
 147         .type           = CLK_TYPE_PERIPHERAL,
 148 };
 149 static struct clk lcdc_clk = {
 150         .name           = "lcdc_clk",
 151         .pmc_mask       = 1 << AT91SAM9G45_ID_LCDC,
 152         .type           = CLK_TYPE_PERIPHERAL,
 153 };
 154 static struct clk ac97_clk = {
 155         .name           = "ac97_clk",
 156         .pmc_mask       = 1 << AT91SAM9G45_ID_AC97C,
 157         .type           = CLK_TYPE_PERIPHERAL,
 158 };
 159 static struct clk macb_clk = {
 160         .name           = "macb_clk",
 161         .pmc_mask       = 1 << AT91SAM9G45_ID_EMAC,
 162         .type           = CLK_TYPE_PERIPHERAL,
 163 };
 164 static struct clk isi_clk = {
 165         .name           = "isi_clk",
 166         .pmc_mask       = 1 << AT91SAM9G45_ID_ISI,
 167         .type           = CLK_TYPE_PERIPHERAL,
 168 };
 169 static struct clk udphs_clk = {
 170         .name           = "udphs_clk",
 171         .pmc_mask       = 1 << AT91SAM9G45_ID_UDPHS,
 172         .type           = CLK_TYPE_PERIPHERAL,
 173 };
 174 static struct clk mmc1_clk = {
 175         .name           = "mci1_clk",
 176         .pmc_mask       = 1 << AT91SAM9G45_ID_MCI1,
 177         .type           = CLK_TYPE_PERIPHERAL,
 178 };
 179
 180 /* Video decoder clock - Only for sam9m10/sam9m11 */
 181 static struct clk vdec_clk = {
 182         .name           = "vdec_clk",
 183         .pmc_mask       = 1 << AT91SAM9G45_ID_VDEC,
 184         .type           = CLK_TYPE_PERIPHERAL,
 185 };
 186
 187 /* One additional fake clock for ohci */
 188 static struct clk ohci_clk = {
 189         .name           = "ohci_clk",
 190         .pmc_mask       = 0,
 191         .type           = CLK_TYPE_PERIPHERAL,
 192         .parent         = &uhphs_clk,
 193 };
 194
 195 static struct clk *periph_clocks[] __initdata = {
 196         &pioA_clk,
 197         &pioB_clk,
 198         &pioC_clk,
 199         &pioDE_clk,
 200         &usart0_clk,
 201         &usart1_clk,
 202         &usart2_clk,
 203         &usart3_clk,
 204         &mmc0_clk,
 205         &twi0_clk,
 206         &twi1_clk,
 207         &spi0_clk,
 208         &spi1_clk,
 209         &ssc0_clk,
 210         &ssc1_clk,
 211         &tcb_clk,
 212         &pwm_clk,
 213         &tsc_clk,
 214         &dma_clk,
 215         &uhphs_clk,
 216         &lcdc_clk,
 217         &ac97_clk,
 218         &macb_clk,
 219         &isi_clk,
 220         &udphs_clk,
 221         &mmc1_clk,
 222         // irq0
 223         &ohci_clk,
 224 };
 225
 226 /*
 227  * The two programmable clocks.
 228  * You must configure pin multiplexing to bring these signals out.
 229  */
 230 static struct clk pck0 = {
 231         .name           = "pck0",
 232         .pmc_mask       = AT91_PMC_PCK0,
 233         .type           = CLK_TYPE_PROGRAMMABLE,
 234         .id             = 0,
 235 };
 236 static struct clk pck1 = {
 237         .name           = "pck1",
 238         .pmc_mask       = AT91_PMC_PCK1,
 239         .type           = CLK_TYPE_PROGRAMMABLE,
 240         .id             = 1,
 241 };
 242
 243 static void __init at91sam9g45_register_clocks(void)
 244 {
 245         int i;
 246
 247         for (i = 0; i < ARRAY_SIZE(periph_clocks); i++)
 248                 clk_register(periph_clocks[i]);
 249
 250         if (cpu_is_at91sam9m10() || cpu_is_at91sam9m11())
 251                 clk_register(&vdec_clk);
 252
 253         clk_register(&pck0);
 254         clk_register(&pck1);
 255 }
 256
 257 /* --------------------------------------------------------------------
 258  *  GPIO
 259  * -------------------------------------------------------------------- */
 260
 261 static struct at91_gpio_bank at91sam9g45_gpio[] = {
 262         {
 263                 .id             = AT91SAM9G45_ID_PIOA,
 264                 .offset         = AT91_PIOA,
 265                 .clock          = &pioA_clk,
 266         }, {
 267                 .id             = AT91SAM9G45_ID_PIOB,
 268                 .offset         = AT91_PIOB,
 269                 .clock          = &pioB_clk,
 270         }, {
 271                 .id             = AT91SAM9G45_ID_PIOC,
 272                 .offset         = AT91_PIOC,
 273                 .clock          = &pioC_clk,
 274         }, {
 275                 .id             = AT91SAM9G45_ID_PIODE,
 276                 .offset         = AT91_PIOD,
 277                 .clock          = &pioDE_clk,
 278         }, {
 279                 .id             = AT91SAM9G45_ID_PIODE,
 280                 .offset         = AT91_PIOE,
 281                 .clock          = &pioDE_clk,
 282         }
 283 };
 284
 285 static void at91sam9g45_reset(void)
 286 {
 287         at91_sys_write(AT91_RSTC_CR, AT91_RSTC_KEY | AT91_RSTC_PROCRST | AT91_RSTC_PERRST);
 288 }
 289
 290 static void at91sam9g45_poweroff(void)
 291 {
 292         at91_sys_write(AT91_SHDW_CR, AT91_SHDW_KEY | AT91_SHDW_SHDW);
 293 }
 294
 295
 296 /* --------------------------------------------------------------------
 297  *  AT91SAM9G45 processor initialization
 298  * -------------------------------------------------------------------- */
 299
 300 void __init at91sam9g45_initialize(unsigned long main_clock)
 301 {
 302         /* Map peripherals */
 303         iotable_init(at91sam9g45_io_desc, ARRAY_SIZE(at91sam9g45_io_desc));
 304
 305         at91_arch_reset = at91sam9g45_reset;
 306         pm_power_off = at91sam9g45_poweroff;
 307         at91_extern_irq = (1 << AT91SAM9G45_ID_IRQ0);
 308
 309         /* Init clock subsystem */
 310         at91_clock_init(main_clock);
 311
 312         /* Register the processor-specific clocks */
 313         at91sam9g45_register_clocks();
 314
 315         /* Register GPIO subsystem */
 316         at91_gpio_init(at91sam9g45_gpio, 5);
 317 }
 318
 319 /* --------------------------------------------------------------------
 320  *  Interrupt initialization
 321  * -------------------------------------------------------------------- */
 322
 323 /*
 324  * The default interrupt priority levels (0 = lowest, 7 = highest).
 325  */
 326 static unsigned int at91sam9g45_default_irq_priority[NR_AIC_IRQS] __initdata = {
 327         7,      /* Advanced Interrupt Controller (FIQ) */
 328         7,      /* System Peripherals */
 329         1,      /* Parallel IO Controller A */
 330         1,      /* Parallel IO Controller B */
 331         1,      /* Parallel IO Controller C */
 332         1,      /* Parallel IO Controller D and E */
 333         0,
 334         5,      /* USART 0 */
 335         5,      /* USART 1 */
 336         5,      /* USART 2 */
 337         5,      /* USART 3 */
 338         0,      /* Multimedia Card Interface 0 */
 339         6,      /* Two-Wire Interface 0 */
 340         6,      /* Two-Wire Interface 1 */
 341         5,      /* Serial Peripheral Interface 0 */
 342         5,      /* Serial Peripheral Interface 1 */
 343         4,      /* Serial Synchronous Controller 0 */
 344         4,      /* Serial Synchronous Controller 1 */
 345         0,      /* Timer Counter 0, 1, 2, 3, 4 and 5 */
 346         0,      /* Pulse Width Modulation Controller */
 347         0,      /* Touch Screen Controller */
 348         0,      /* DMA Controller */
 349         2,      /* USB Host High Speed port */
 350         3,      /* LDC Controller */
 351         5,      /* AC97 Controller */
 352         3,      /* Ethernet */
 353         0,      /* Image Sensor Interface */
 354         2,      /* USB Device High speed port */
 355         0,
 356         0,      /* Multimedia Card Interface 1 */
 357         0,
 358         0,      /* Advanced Interrupt Controller (IRQ0) */
 359 };
 360
 361 void __init at91sam9g45_init_interrupts(unsigned int priority[NR_AIC_IRQS])
 362 {
 363         if (!priority)
 364                 priority = at91sam9g45_default_irq_priority;
 365
 366         /* Initialize the AIC interrupt controller */
 367         at91_aic_init(priority);
 368
 369         /* Enable GPIO interrupts */
 370         at91_gpio_irq_setup();
 371 }