?  search:
summary | log | graphiclog1 | graphiclog2 | commit | commitdiff | tree | refs | edit | fork
blame | history | raw | HEAD
hwmon: (w83627ehf) Fix broken driver init
[linux-2.6/linux-acpi-2.6/ibm-acpi-2.6.git] / drivers / hwmon / w83627ehf.c
blob4b2fc50c84feb5870524fe9021f28b74c3fb2d83
1 /*
2 w83627ehf - Driver for the hardware monitoring functionality of
3 the Winbond W83627EHF Super-I/O chip
4 Copyright (C) 2005 Jean Delvare <khali@linux-fr.org>
5 Copyright (C) 2006 Yuan Mu (Winbond),
6 Rudolf Marek <r.marek@assembler.cz>
7 David Hubbard <david.c.hubbard@gmail.com>
8 Daniel J Blueman <daniel.blueman@gmail.com>
9 Copyright (C) 2010 Sheng-Yuan Huang (Nuvoton) (PS00)
10
11 Shamelessly ripped from the w83627hf driver
12 Copyright (C) 2003 Mark Studebaker
13
14 Thanks to Leon Moonen, Steve Cliffe and Grant Coady for their help
15 in testing and debugging this driver.
16
17 This driver also supports the W83627EHG, which is the lead-free
18 version of the W83627EHF.
19
20 This program is free software; you can redistribute it and/or modify
21 it under the terms of the GNU General Public License as published by
22 the Free Software Foundation; either version 2 of the License, or
23 (at your option) any later version.
24
25 This program is distributed in the hope that it will be useful,
26 but WITHOUT ANY WARRANTY; without even the implied warranty of
27 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
28 GNU General Public License for more details.
29
30 You should have received a copy of the GNU General Public License
31 along with this program; if not, write to the Free Software
32 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
33
34
35 Supports the following chips:
36
37 Chip #vin #fan #pwm #temp chip IDs man ID
38 w83627ehf 10 5 4 3 0x8850 0x88 0x5ca3
39 0x8860 0xa1
40 w83627dhg 9 5 4 3 0xa020 0xc1 0x5ca3
41 w83627dhg-p 9 5 4 3 0xb070 0xc1 0x5ca3
42 w83667hg 9 5 3 3 0xa510 0xc1 0x5ca3
43 w83667hg-b 9 5 3 4 0xb350 0xc1 0x5ca3
44 nct6775f 9 4 3 9 0xb470 0xc1 0x5ca3
45 nct6776f 9 5 3 9 0xC330 0xc1 0x5ca3
46 */
47
48 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
49
50 #include <linux/module.h>
51 #include <linux/init.h>
52 #include <linux/slab.h>
53 #include <linux/jiffies.h>
54 #include <linux/platform_device.h>
55 #include <linux/hwmon.h>
56 #include <linux/hwmon-sysfs.h>
57 #include <linux/hwmon-vid.h>
58 #include <linux/err.h>
59 #include <linux/mutex.h>
60 #include <linux/acpi.h>
61 #include <linux/io.h>
62 #include "lm75.h"
63
64 enum kinds { w83627ehf, w83627dhg, w83627dhg_p, w83667hg, w83667hg_b, nct6775,
65 nct6776 };
66
67 /* used to set data->name = w83627ehf_device_names[data->sio_kind] */
68 static const char * const w83627ehf_device_names[] = {
69 "w83627ehf",
70 "w83627dhg",
71 "w83627dhg",
72 "w83667hg",
73 "w83667hg",
74 "nct6775",
75 "nct6776",
76 };
77
78 static unsigned short force_id;
79 module_param(force_id, ushort, 0);
80 MODULE_PARM_DESC(force_id, "Override the detected device ID");
81
82 static unsigned short fan_debounce;
83 module_param(fan_debounce, ushort, 0);
84 MODULE_PARM_DESC(fan_debounce, "Enable debouncing for fan RPM signal");
85
86 #define DRVNAME "w83627ehf"
87
88 /*
89 * Super-I/O constants and functions
90 */
91
92 #define W83627EHF_LD_HWM 0x0b
93 #define W83667HG_LD_VID 0x0d
94
95 #define SIO_REG_LDSEL 0x07 /* Logical device select */
96 #define SIO_REG_DEVID 0x20 /* Device ID (2 bytes) */
97 #define SIO_REG_EN_VRM10 0x2C /* GPIO3, GPIO4 selection */
98 #define SIO_REG_ENABLE 0x30 /* Logical device enable */
99 #define SIO_REG_ADDR 0x60 /* Logical device address (2 bytes) */
100 #define SIO_REG_VID_CTRL 0xF0 /* VID control */
101 #define SIO_REG_VID_DATA 0xF1 /* VID data */
102
103 #define SIO_W83627EHF_ID 0x8850
104 #define SIO_W83627EHG_ID 0x8860
105 #define SIO_W83627DHG_ID 0xa020
106 #define SIO_W83627DHG_P_ID 0xb070
107 #define SIO_W83667HG_ID 0xa510
108 #define SIO_W83667HG_B_ID 0xb350
109 #define SIO_NCT6775_ID 0xb470
110 #define SIO_NCT6776_ID 0xc330
111 #define SIO_ID_MASK 0xFFF0
112
113 static inline void
114 superio_outb(int ioreg, int reg, int val)
115 {
116 outb(reg, ioreg);
117 outb(val, ioreg + 1);
118 }
119
120 static inline int
121 superio_inb(int ioreg, int reg)
122 {
123 outb(reg, ioreg);
124 return inb(ioreg + 1);
125 }
126
127 static inline void
128 superio_select(int ioreg, int ld)
129 {
130 outb(SIO_REG_LDSEL, ioreg);
131 outb(ld, ioreg + 1);
132 }
133
134 static inline void
135 superio_enter(int ioreg)
136 {
137 outb(0x87, ioreg);
138 outb(0x87, ioreg);
139 }
140
141 static inline void
142 superio_exit(int ioreg)
143 {
144 outb(0xaa, ioreg);
145 outb(0x02, ioreg);
146 outb(0x02, ioreg + 1);
147 }
148
149 /*
150 * ISA constants
151 */
152
153 #define IOREGION_ALIGNMENT (~7)
154 #define IOREGION_OFFSET 5
155 #define IOREGION_LENGTH 2
156 #define ADDR_REG_OFFSET 0
157 #define DATA_REG_OFFSET 1
158
159 #define W83627EHF_REG_BANK 0x4E
160 #define W83627EHF_REG_CONFIG 0x40
161
162 /* Not currently used:
163 * REG_MAN_ID has the value 0x5ca3 for all supported chips.
164 * REG_CHIP_ID == 0x88/0xa1/0xc1 depending on chip model.
165 * REG_MAN_ID is at port 0x4f
166 * REG_CHIP_ID is at port 0x58 */
167
168 static const u16 W83627EHF_REG_FAN[] = { 0x28, 0x29, 0x2a, 0x3f, 0x553 };
169 static const u16 W83627EHF_REG_FAN_MIN[] = { 0x3b, 0x3c, 0x3d, 0x3e, 0x55c };
170
171 /* The W83627EHF registers for nr=7,8,9 are in bank 5 */
172 #define W83627EHF_REG_IN_MAX(nr) ((nr < 7) ? (0x2b + (nr) * 2) : \
173 (0x554 + (((nr) - 7) * 2)))
174 #define W83627EHF_REG_IN_MIN(nr) ((nr < 7) ? (0x2c + (nr) * 2) : \
175 (0x555 + (((nr) - 7) * 2)))
176 #define W83627EHF_REG_IN(nr) ((nr < 7) ? (0x20 + (nr)) : \
177 (0x550 + (nr) - 7))
178
179 static const u16 W83627EHF_REG_TEMP[] = { 0x27, 0x150, 0x250, 0x7e };
180 static const u16 W83627EHF_REG_TEMP_HYST[] = { 0x3a, 0x153, 0x253, 0 };
181 static const u16 W83627EHF_REG_TEMP_OVER[] = { 0x39, 0x155, 0x255, 0 };
182 static const u16 W83627EHF_REG_TEMP_CONFIG[] = { 0, 0x152, 0x252, 0 };
183
184 /* Fan clock dividers are spread over the following five registers */
185 #define W83627EHF_REG_FANDIV1 0x47
186 #define W83627EHF_REG_FANDIV2 0x4B
187 #define W83627EHF_REG_VBAT 0x5D
188 #define W83627EHF_REG_DIODE 0x59
189 #define W83627EHF_REG_SMI_OVT 0x4C
190
191 /* NCT6775F has its own fan divider registers */
192 #define NCT6775_REG_FANDIV1 0x506
193 #define NCT6775_REG_FANDIV2 0x507
194 #define NCT6775_REG_FAN_DEBOUNCE 0xf0
195
196 #define W83627EHF_REG_ALARM1 0x459
197 #define W83627EHF_REG_ALARM2 0x45A
198 #define W83627EHF_REG_ALARM3 0x45B
199
200 /* SmartFan registers */
201 #define W83627EHF_REG_FAN_STEPUP_TIME 0x0f
202 #define W83627EHF_REG_FAN_STEPDOWN_TIME 0x0e
203
204 /* DC or PWM output fan configuration */
205 static const u8 W83627EHF_REG_PWM_ENABLE[] = {
206 0x04, /* SYS FAN0 output mode and PWM mode */
207 0x04, /* CPU FAN0 output mode and PWM mode */
208 0x12, /* AUX FAN mode */
209 0x62, /* CPU FAN1 mode */
210 };
211
212 static const u8 W83627EHF_PWM_MODE_SHIFT[] = { 0, 1, 0, 6 };
213 static const u8 W83627EHF_PWM_ENABLE_SHIFT[] = { 2, 4, 1, 4 };
214
215 /* FAN Duty Cycle, be used to control */
216 static const u16 W83627EHF_REG_PWM[] = { 0x01, 0x03, 0x11, 0x61 };
217 static const u16 W83627EHF_REG_TARGET[] = { 0x05, 0x06, 0x13, 0x63 };
218 static const u8 W83627EHF_REG_TOLERANCE[] = { 0x07, 0x07, 0x14, 0x62 };
219
220 /* Advanced Fan control, some values are common for all fans */
221 static const u16 W83627EHF_REG_FAN_START_OUTPUT[] = { 0x0a, 0x0b, 0x16, 0x65 };
222 static const u16 W83627EHF_REG_FAN_STOP_OUTPUT[] = { 0x08, 0x09, 0x15, 0x64 };
223 static const u16 W83627EHF_REG_FAN_STOP_TIME[] = { 0x0c, 0x0d, 0x17, 0x66 };
224
225 static const u16 W83627EHF_REG_FAN_MAX_OUTPUT_COMMON[]
226 = { 0xff, 0x67, 0xff, 0x69 };
227 static const u16 W83627EHF_REG_FAN_STEP_OUTPUT_COMMON[]
228 = { 0xff, 0x68, 0xff, 0x6a };
229
230 static const u16 W83627EHF_REG_FAN_MAX_OUTPUT_W83667_B[] = { 0x67, 0x69, 0x6b };
231 static const u16 W83627EHF_REG_FAN_STEP_OUTPUT_W83667_B[]
232 = { 0x68, 0x6a, 0x6c };
233
234 static const u16 NCT6775_REG_TARGET[] = { 0x101, 0x201, 0x301 };
235 static const u16 NCT6775_REG_FAN_MODE[] = { 0x102, 0x202, 0x302 };
236 static const u16 NCT6775_REG_FAN_STOP_OUTPUT[] = { 0x105, 0x205, 0x305 };
237 static const u16 NCT6775_REG_FAN_START_OUTPUT[] = { 0x106, 0x206, 0x306 };
238 static const u16 NCT6775_REG_FAN_STOP_TIME[] = { 0x107, 0x207, 0x307 };
239 static const u16 NCT6775_REG_PWM[] = { 0x109, 0x209, 0x309 };
240 static const u16 NCT6775_REG_FAN_MAX_OUTPUT[] = { 0x10a, 0x20a, 0x30a };
241 static const u16 NCT6775_REG_FAN_STEP_OUTPUT[] = { 0x10b, 0x20b, 0x30b };
242 static const u16 NCT6775_REG_FAN[] = { 0x630, 0x632, 0x634, 0x636, 0x638 };
243 static const u16 NCT6776_REG_FAN_MIN[] = { 0x63a, 0x63c, 0x63e, 0x640, 0x642};
244
245 static const u16 NCT6775_REG_TEMP[]
246 = { 0x27, 0x150, 0x250, 0x73, 0x75, 0x77, 0x62b, 0x62c, 0x62d };
247 static const u16 NCT6775_REG_TEMP_CONFIG[]
248 = { 0, 0x152, 0x252, 0, 0, 0, 0x628, 0x629, 0x62A };
249 static const u16 NCT6775_REG_TEMP_HYST[]
250 = { 0x3a, 0x153, 0x253, 0, 0, 0, 0x673, 0x678, 0x67D };
251 static const u16 NCT6775_REG_TEMP_OVER[]
252 = { 0x39, 0x155, 0x255, 0, 0, 0, 0x672, 0x677, 0x67C };
253 static const u16 NCT6775_REG_TEMP_SOURCE[]
254 = { 0x621, 0x622, 0x623, 0x100, 0x200, 0x300, 0x624, 0x625, 0x626 };
255
256 static const char *const w83667hg_b_temp_label[] = {
257 "SYSTIN",
258 "CPUTIN",
259 "AUXTIN",
260 "AMDTSI",
261 "PECI Agent 1",
262 "PECI Agent 2",
263 "PECI Agent 3",
264 "PECI Agent 4"
265 };
266
267 static const char *const nct6775_temp_label[] = {
268 "",
269 "SYSTIN",
270 "CPUTIN",
271 "AUXTIN",
272 "AMD SB-TSI",
273 "PECI Agent 0",
274 "PECI Agent 1",
275 "PECI Agent 2",
276 "PECI Agent 3",
277 "PECI Agent 4",
278 "PECI Agent 5",
279 "PECI Agent 6",
280 "PECI Agent 7",
281 "PCH_CHIP_CPU_MAX_TEMP",
282 "PCH_CHIP_TEMP",
283 "PCH_CPU_TEMP",
284 "PCH_MCH_TEMP",
285 "PCH_DIM0_TEMP",
286 "PCH_DIM1_TEMP",
287 "PCH_DIM2_TEMP",
288 "PCH_DIM3_TEMP"
289 };
290
291 static const char *const nct6776_temp_label[] = {
292 "",
293 "SYSTIN",
294 "CPUTIN",
295 "AUXTIN",
296 "SMBUSMASTER 0",
297 "SMBUSMASTER 1",
298 "SMBUSMASTER 2",
299 "SMBUSMASTER 3",
300 "SMBUSMASTER 4",
301 "SMBUSMASTER 5",
302 "SMBUSMASTER 6",
303 "SMBUSMASTER 7",
304 "PECI Agent 0",
305 "PECI Agent 1",
306 "PCH_CHIP_CPU_MAX_TEMP",
307 "PCH_CHIP_TEMP",
308 "PCH_CPU_TEMP",
309 "PCH_MCH_TEMP",
310 "PCH_DIM0_TEMP",
311 "PCH_DIM1_TEMP",
312 "PCH_DIM2_TEMP",
313 "PCH_DIM3_TEMP",
314 "BYTE_TEMP"
315 };
316
317 #define NUM_REG_TEMP ARRAY_SIZE(NCT6775_REG_TEMP)
318
319 static inline int is_word_sized(u16 reg)
320 {
321 return ((((reg & 0xff00) == 0x100
322 || (reg & 0xff00) == 0x200)
323 && ((reg & 0x00ff) == 0x50
324 || (reg & 0x00ff) == 0x53
325 || (reg & 0x00ff) == 0x55))
326 || (reg & 0xfff0) == 0x630
327 || reg == 0x640 || reg == 0x642
328 || ((reg & 0xfff0) == 0x650
329 && (reg & 0x000f) >= 0x06)
330 || reg == 0x73 || reg == 0x75 || reg == 0x77
331 );
332 }
333
334 /*
335 * Conversions
336 */
337
338 /* 1 is PWM mode, output in ms */
339 static inline unsigned int step_time_from_reg(u8 reg, u8 mode)
340 {
341 return mode ? 100 * reg : 400 * reg;
342 }
343
344 static inline u8 step_time_to_reg(unsigned int msec, u8 mode)
345 {
346 return SENSORS_LIMIT((mode ? (msec + 50) / 100 :
347 (msec + 200) / 400), 1, 255);
348 }
349
350 static unsigned int fan_from_reg8(u16 reg, unsigned int divreg)
351 {
352 if (reg == 0 || reg == 255)
353 return 0;
354 return 1350000U / (reg << divreg);
355 }
356
357 static unsigned int fan_from_reg13(u16 reg, unsigned int divreg)
358 {
359 if ((reg & 0xff1f) == 0xff1f)
360 return 0;
361
362 reg = (reg & 0x1f) | ((reg & 0xff00) >> 3);
363
364 if (reg == 0)
365 return 0;
366
367 return 1350000U / reg;
368 }
369
370 static unsigned int fan_from_reg16(u16 reg, unsigned int divreg)
371 {
372 if (reg == 0 || reg == 0xffff)
373 return 0;
374
375 /*
376 * Even though the registers are 16 bit wide, the fan divisor
377 * still applies.
378 */
379 return 1350000U / (reg << divreg);
380 }
381
382 static inline unsigned int
383 div_from_reg(u8 reg)
384 {
385 return 1 << reg;
386 }
387
388 static inline int
389 temp_from_reg(u16 reg, s16 regval)
390 {
391 if (is_word_sized(reg))
392 return LM75_TEMP_FROM_REG(regval);
393 return ((s8)regval) * 1000;
394 }
395
396 static inline u16
397 temp_to_reg(u16 reg, long temp)
398 {
399 if (is_word_sized(reg))
400 return LM75_TEMP_TO_REG(temp);
401 return (s8)DIV_ROUND_CLOSEST(SENSORS_LIMIT(temp, -127000, 128000),
402 1000);
403 }
404
405 /* Some of analog inputs have internal scaling (2x), 8mV is ADC LSB */
406
407 static u8 scale_in[10] = { 8, 8, 16, 16, 8, 8, 8, 16, 16, 8 };
408
409 static inline long in_from_reg(u8 reg, u8 nr)
410 {
411 return reg * scale_in[nr];
412 }
413
414 static inline u8 in_to_reg(u32 val, u8 nr)
415 {
416 return SENSORS_LIMIT(((val + (scale_in[nr] / 2)) / scale_in[nr]), 0,
417 255);
418 }
419
420 /*
421 * Data structures and manipulation thereof
422 */
423
424 struct w83627ehf_data {
425 int addr; /* IO base of hw monitor block */
426 const char *name;
427
428 struct device *hwmon_dev;
429 struct mutex lock;
430
431 u16 reg_temp[NUM_REG_TEMP];
432 u16 reg_temp_over[NUM_REG_TEMP];
433 u16 reg_temp_hyst[NUM_REG_TEMP];
434 u16 reg_temp_config[NUM_REG_TEMP];
435 u8 temp_src[NUM_REG_TEMP];
436 const char * const *temp_label;
437
438 const u16 *REG_PWM;
439 const u16 *REG_TARGET;
440 const u16 *REG_FAN;
441 const u16 *REG_FAN_MIN;
442 const u16 *REG_FAN_START_OUTPUT;
443 const u16 *REG_FAN_STOP_OUTPUT;
444 const u16 *REG_FAN_STOP_TIME;
445 const u16 *REG_FAN_MAX_OUTPUT;
446 const u16 *REG_FAN_STEP_OUTPUT;
447
448 unsigned int (*fan_from_reg)(u16 reg, unsigned int divreg);
449 unsigned int (*fan_from_reg_min)(u16 reg, unsigned int divreg);
450
451 struct mutex update_lock;
452 char valid; /* !=0 if following fields are valid */
453 unsigned long last_updated; /* In jiffies */
454
455 /* Register values */
456 u8 bank; /* current register bank */
457 u8 in_num; /* number of in inputs we have */
458 u8 in[10]; /* Register value */
459 u8 in_max[10]; /* Register value */
460 u8 in_min[10]; /* Register value */
461 unsigned int rpm[5];
462 u16 fan_min[5];
463 u8 fan_div[5];
464 u8 has_fan; /* some fan inputs can be disabled */
465 u8 has_fan_min; /* some fans don't have min register */
466 bool has_fan_div;
467 u8 temp_type[3];
468 s16 temp[9];
469 s16 temp_max[9];
470 s16 temp_max_hyst[9];
471 u32 alarms;
472
473 u8 pwm_mode[4]; /* 0->DC variable voltage, 1->PWM variable duty cycle */
474 u8 pwm_enable[4]; /* 1->manual
475 2->thermal cruise mode (also called SmartFan I)
476 3->fan speed cruise mode
477 4->variable thermal cruise (also called
478 SmartFan III)
479 5->enhanced variable thermal cruise (also called
480 SmartFan IV) */
481 u8 pwm_enable_orig[4]; /* original value of pwm_enable */
482 u8 pwm_num; /* number of pwm */
483 u8 pwm[4];
484 u8 target_temp[4];
485 u8 tolerance[4];
486
487 u8 fan_start_output[4]; /* minimum fan speed when spinning up */
488 u8 fan_stop_output[4]; /* minimum fan speed when spinning down */
489 u8 fan_stop_time[4]; /* time at minimum before disabling fan */
490 u8 fan_max_output[4]; /* maximum fan speed */
491 u8 fan_step_output[4]; /* rate of change output value */
492
493 u8 vid;
494 u8 vrm;
495
496 u16 have_temp;
497 u8 in6_skip;
498 };
499
500 struct w83627ehf_sio_data {
501 int sioreg;
502 enum kinds kind;
503 };
504
505 /*
506 * On older chips, only registers 0x50-0x5f are banked.
507 * On more recent chips, all registers are banked.
508 * Assume that is the case and set the bank number for each access.
509 * Cache the bank number so it only needs to be set if it changes.
510 */
511 static inline void w83627ehf_set_bank(struct w83627ehf_data *data, u16 reg)
512 {
513 u8 bank = reg >> 8;
514 if (data->bank != bank) {
515 outb_p(W83627EHF_REG_BANK, data->addr + ADDR_REG_OFFSET);
516 outb_p(bank, data->addr + DATA_REG_OFFSET);
517 data->bank = bank;
518 }
519 }
520
521 static u16 w83627ehf_read_value(struct w83627ehf_data *data, u16 reg)
522 {
523 int res, word_sized = is_word_sized(reg);
524
525 mutex_lock(&data->lock);
526
527 w83627ehf_set_bank(data, reg);
528 outb_p(reg & 0xff, data->addr + ADDR_REG_OFFSET);
529 res = inb_p(data->addr + DATA_REG_OFFSET);
530 if (word_sized) {
531 outb_p((reg & 0xff) + 1,
532 data->addr + ADDR_REG_OFFSET);
533 res = (res << 8) + inb_p(data->addr + DATA_REG_OFFSET);
534 }
535
536 mutex_unlock(&data->lock);
537 return res;
538 }
539
540 static int w83627ehf_write_value(struct w83627ehf_data *data, u16 reg,
541 u16 value)
542 {
543 int word_sized = is_word_sized(reg);
544
545 mutex_lock(&data->lock);
546
547 w83627ehf_set_bank(data, reg);
548 outb_p(reg & 0xff, data->addr + ADDR_REG_OFFSET);
549 if (word_sized) {
550 outb_p(value >> 8, data->addr + DATA_REG_OFFSET);
551 outb_p((reg & 0xff) + 1,
552 data->addr + ADDR_REG_OFFSET);
553 }
554 outb_p(value & 0xff, data->addr + DATA_REG_OFFSET);
555
556 mutex_unlock(&data->lock);
557 return 0;
558 }
559
560 /* This function assumes that the caller holds data->update_lock */
561 static void nct6775_write_fan_div(struct w83627ehf_data *data, int nr)
562 {
563 u8 reg;
564
565 switch (nr) {
566 case 0:
567 reg = (w83627ehf_read_value(data, NCT6775_REG_FANDIV1) & 0x70)
568 | (data->fan_div[0] & 0x7);
569 w83627ehf_write_value(data, NCT6775_REG_FANDIV1, reg);
570 break;
571 case 1:
572 reg = (w83627ehf_read_value(data, NCT6775_REG_FANDIV1) & 0x7)
573 | ((data->fan_div[1] << 4) & 0x70);
574 w83627ehf_write_value(data, NCT6775_REG_FANDIV1, reg);
575 case 2:
576 reg = (w83627ehf_read_value(data, NCT6775_REG_FANDIV2) & 0x70)
577 | (data->fan_div[2] & 0x7);
578 w83627ehf_write_value(data, NCT6775_REG_FANDIV2, reg);
579 break;
580 case 3:
581 reg = (w83627ehf_read_value(data, NCT6775_REG_FANDIV2) & 0x7)
582 | ((data->fan_div[3] << 4) & 0x70);
583 w83627ehf_write_value(data, NCT6775_REG_FANDIV2, reg);
584 break;
585 }
586 }
587
588 /* This function assumes that the caller holds data->update_lock */
589 static void w83627ehf_write_fan_div(struct w83627ehf_data *data, int nr)
590 {
591 u8 reg;
592
593 switch (nr) {
594 case 0:
595 reg = (w83627ehf_read_value(data, W83627EHF_REG_FANDIV1) & 0xcf)
596 | ((data->fan_div[0] & 0x03) << 4);
597 /* fan5 input control bit is write only, compute the value */
598 reg |= (data->has_fan & (1 << 4)) ? 1 : 0;
599 w83627ehf_write_value(data, W83627EHF_REG_FANDIV1, reg);
600 reg = (w83627ehf_read_value(data, W83627EHF_REG_VBAT) & 0xdf)
601 | ((data->fan_div[0] & 0x04) << 3);
602 w83627ehf_write_value(data, W83627EHF_REG_VBAT, reg);
603 break;
604 case 1:
605 reg = (w83627ehf_read_value(data, W83627EHF_REG_FANDIV1) & 0x3f)
606 | ((data->fan_div[1] & 0x03) << 6);
607 /* fan5 input control bit is write only, compute the value */
608 reg |= (data->has_fan & (1 << 4)) ? 1 : 0;
609 w83627ehf_write_value(data, W83627EHF_REG_FANDIV1, reg);
610 reg = (w83627ehf_read_value(data, W83627EHF_REG_VBAT) & 0xbf)
611 | ((data->fan_div[1] & 0x04) << 4);
612 w83627ehf_write_value(data, W83627EHF_REG_VBAT, reg);
613 break;
614 case 2:
615 reg = (w83627ehf_read_value(data, W83627EHF_REG_FANDIV2) & 0x3f)
616 | ((data->fan_div[2] & 0x03) << 6);
617 w83627ehf_write_value(data, W83627EHF_REG_FANDIV2, reg);
618 reg = (w83627ehf_read_value(data, W83627EHF_REG_VBAT) & 0x7f)
619 | ((data->fan_div[2] & 0x04) << 5);
620 w83627ehf_write_value(data, W83627EHF_REG_VBAT, reg);
621 break;
622 case 3:
623 reg = (w83627ehf_read_value(data, W83627EHF_REG_DIODE) & 0xfc)
624 | (data->fan_div[3] & 0x03);
625 w83627ehf_write_value(data, W83627EHF_REG_DIODE, reg);
626 reg = (w83627ehf_read_value(data, W83627EHF_REG_SMI_OVT) & 0x7f)
627 | ((data->fan_div[3] & 0x04) << 5);
628 w83627ehf_write_value(data, W83627EHF_REG_SMI_OVT, reg);
629 break;
630 case 4:
631 reg = (w83627ehf_read_value(data, W83627EHF_REG_DIODE) & 0x73)
632 | ((data->fan_div[4] & 0x03) << 2)
633 | ((data->fan_div[4] & 0x04) << 5);
634 w83627ehf_write_value(data, W83627EHF_REG_DIODE, reg);
635 break;
636 }
637 }
638
639 static void w83627ehf_write_fan_div_common(struct device *dev,
640 struct w83627ehf_data *data, int nr)
641 {
642 struct w83627ehf_sio_data *sio_data = dev->platform_data;
643
644 if (sio_data->kind == nct6776)
645 ; /* no dividers, do nothing */
646 else if (sio_data->kind == nct6775)
647 nct6775_write_fan_div(data, nr);
648 else
649 w83627ehf_write_fan_div(data, nr);
650 }
651
652 static void nct6775_update_fan_div(struct w83627ehf_data *data)
653 {
654 u8 i;
655
656 i = w83627ehf_read_value(data, NCT6775_REG_FANDIV1);
657 data->fan_div[0] = i & 0x7;
658 data->fan_div[1] = (i & 0x70) >> 4;
659 i = w83627ehf_read_value(data, NCT6775_REG_FANDIV2);
660 data->fan_div[2] = i & 0x7;
661 if (data->has_fan & (1<<3))
662 data->fan_div[3] = (i & 0x70) >> 4;
663 }
664
665 static void w83627ehf_update_fan_div(struct w83627ehf_data *data)
666 {
667 int i;
668
669 i = w83627ehf_read_value(data, W83627EHF_REG_FANDIV1);
670 data->fan_div[0] = (i >> 4) & 0x03;
671 data->fan_div[1] = (i >> 6) & 0x03;
672 i = w83627ehf_read_value(data, W83627EHF_REG_FANDIV2);
673 data->fan_div[2] = (i >> 6) & 0x03;
674 i = w83627ehf_read_value(data, W83627EHF_REG_VBAT);
675 data->fan_div[0] |= (i >> 3) & 0x04;
676 data->fan_div[1] |= (i >> 4) & 0x04;
677 data->fan_div[2] |= (i >> 5) & 0x04;
678 if (data->has_fan & ((1 << 3) | (1 << 4))) {
679 i = w83627ehf_read_value(data, W83627EHF_REG_DIODE);
680 data->fan_div[3] = i & 0x03;
681 data->fan_div[4] = ((i >> 2) & 0x03)
682 | ((i >> 5) & 0x04);
683 }
684 if (data->has_fan & (1 << 3)) {
685 i = w83627ehf_read_value(data, W83627EHF_REG_SMI_OVT);
686 data->fan_div[3] |= (i >> 5) & 0x04;
687 }
688 }
689
690 static void w83627ehf_update_fan_div_common(struct device *dev,
691 struct w83627ehf_data *data)
692 {
693 struct w83627ehf_sio_data *sio_data = dev->platform_data;
694
695 if (sio_data->kind == nct6776)
696 ; /* no dividers, do nothing */
697 else if (sio_data->kind == nct6775)
698 nct6775_update_fan_div(data);
699 else
700 w83627ehf_update_fan_div(data);
701 }
702
703 static void nct6775_update_pwm(struct w83627ehf_data *data)
704 {
705 int i;
706 int pwmcfg, fanmodecfg;
707
708 for (i = 0; i < data->pwm_num; i++) {
709 pwmcfg = w83627ehf_read_value(data,
710 W83627EHF_REG_PWM_ENABLE[i]);
711 fanmodecfg = w83627ehf_read_value(data,
712 NCT6775_REG_FAN_MODE[i]);
713 data->pwm_mode[i] =
714 ((pwmcfg >> W83627EHF_PWM_MODE_SHIFT[i]) & 1) ? 0 : 1;
715 data->pwm_enable[i] = ((fanmodecfg >> 4) & 7) + 1;
716 data->tolerance[i] = fanmodecfg & 0x0f;
717 data->pwm[i] = w83627ehf_read_value(data, data->REG_PWM[i]);
718 }
719 }
720
721 static void w83627ehf_update_pwm(struct w83627ehf_data *data)
722 {
723 int i;
724 int pwmcfg = 0, tolerance = 0; /* shut up the compiler */
725
726 for (i = 0; i < data->pwm_num; i++) {
727 if (!(data->has_fan & (1 << i)))
728 continue;
729
730 /* pwmcfg, tolerance mapped for i=0, i=1 to same reg */
731 if (i != 1) {
732 pwmcfg = w83627ehf_read_value(data,
733 W83627EHF_REG_PWM_ENABLE[i]);
734 tolerance = w83627ehf_read_value(data,
735 W83627EHF_REG_TOLERANCE[i]);
736 }
737 data->pwm_mode[i] =
738 ((pwmcfg >> W83627EHF_PWM_MODE_SHIFT[i]) & 1) ? 0 : 1;
739 data->pwm_enable[i] = ((pwmcfg >> W83627EHF_PWM_ENABLE_SHIFT[i])
740 & 3) + 1;
741 data->pwm[i] = w83627ehf_read_value(data, data->REG_PWM[i]);
742
743 data->tolerance[i] = (tolerance >> (i == 1 ? 4 : 0)) & 0x0f;
744 }
745 }
746
747 static void w83627ehf_update_pwm_common(struct device *dev,
748 struct w83627ehf_data *data)
749 {
750 struct w83627ehf_sio_data *sio_data = dev->platform_data;
751
752 if (sio_data->kind == nct6775 || sio_data->kind == nct6776)
753 nct6775_update_pwm(data);
754 else
755 w83627ehf_update_pwm(data);
756 }
757
758 static struct w83627ehf_data *w83627ehf_update_device(struct device *dev)
759 {
760 struct w83627ehf_data *data = dev_get_drvdata(dev);
761 struct w83627ehf_sio_data *sio_data = dev->platform_data;
762
763 int i;
764
765 mutex_lock(&data->update_lock);
766
767 if (time_after(jiffies, data->last_updated + HZ + HZ/2)
768 || !data->valid) {
769 /* Fan clock dividers */
770 w83627ehf_update_fan_div_common(dev, data);
771
772 /* Measured voltages and limits */
773 for (i = 0; i < data->in_num; i++) {
774 data->in[i] = w83627ehf_read_value(data,
775 W83627EHF_REG_IN(i));
776 data->in_min[i] = w83627ehf_read_value(data,
777 W83627EHF_REG_IN_MIN(i));
778 data->in_max[i] = w83627ehf_read_value(data,
779 W83627EHF_REG_IN_MAX(i));
780 }
781
782 /* Measured fan speeds and limits */
783 for (i = 0; i < 5; i++) {
784 u16 reg;
785
786 if (!(data->has_fan & (1 << i)))
787 continue;
788
789 reg = w83627ehf_read_value(data, data->REG_FAN[i]);
790 data->rpm[i] = data->fan_from_reg(reg,
791 data->fan_div[i]);
792
793 if (data->has_fan_min & (1 << i))
794 data->fan_min[i] = w83627ehf_read_value(data,
795 data->REG_FAN_MIN[i]);
796
797 /* If we failed to measure the fan speed and clock
798 divider can be increased, let's try that for next
799 time */
800 if (data->has_fan_div
801 && (reg >= 0xff || (sio_data->kind == nct6775
802 && reg == 0x00))
803 && data->fan_div[i] < 0x07) {
804 dev_dbg(dev, "Increasing fan%d "
805 "clock divider from %u to %u\n",
806 i + 1, div_from_reg(data->fan_div[i]),
807 div_from_reg(data->fan_div[i] + 1));
808 data->fan_div[i]++;
809 w83627ehf_write_fan_div_common(dev, data, i);
810 /* Preserve min limit if possible */
811 if ((data->has_fan_min & (1 << i))
812 && data->fan_min[i] >= 2
813 && data->fan_min[i] != 255)
814 w83627ehf_write_value(data,
815 data->REG_FAN_MIN[i],
816 (data->fan_min[i] /= 2));
817 }
818 }
819
820 w83627ehf_update_pwm_common(dev, data);
821
822 for (i = 0; i < data->pwm_num; i++) {
823 if (!(data->has_fan & (1 << i)))
824 continue;
825
826 data->fan_start_output[i] =
827 w83627ehf_read_value(data,
828 data->REG_FAN_START_OUTPUT[i]);
829 data->fan_stop_output[i] =
830 w83627ehf_read_value(data,
831 data->REG_FAN_STOP_OUTPUT[i]);
832 data->fan_stop_time[i] =
833 w83627ehf_read_value(data,
834 data->REG_FAN_STOP_TIME[i]);
835
836 if (data->REG_FAN_MAX_OUTPUT &&
837 data->REG_FAN_MAX_OUTPUT[i] != 0xff)
838 data->fan_max_output[i] =
839 w83627ehf_read_value(data,
840 data->REG_FAN_MAX_OUTPUT[i]);
841
842 if (data->REG_FAN_STEP_OUTPUT &&
843 data->REG_FAN_STEP_OUTPUT[i] != 0xff)
844 data->fan_step_output[i] =
845 w83627ehf_read_value(data,
846 data->REG_FAN_STEP_OUTPUT[i]);
847
848 data->target_temp[i] =
849 w83627ehf_read_value(data,
850 data->REG_TARGET[i]) &
851 (data->pwm_mode[i] == 1 ? 0x7f : 0xff);
852 }
853
854 /* Measured temperatures and limits */
855 for (i = 0; i < NUM_REG_TEMP; i++) {
856 if (!(data->have_temp & (1 << i)))
857 continue;
858 data->temp[i] = w83627ehf_read_value(data,
859 data->reg_temp[i]);
860 if (data->reg_temp_over[i])
861 data->temp_max[i]
862 = w83627ehf_read_value(data,
863 data->reg_temp_over[i]);
864 if (data->reg_temp_hyst[i])
865 data->temp_max_hyst[i]
866 = w83627ehf_read_value(data,
867 data->reg_temp_hyst[i]);
868 }
869
870 data->alarms = w83627ehf_read_value(data,
871 W83627EHF_REG_ALARM1) |
872 (w83627ehf_read_value(data,
873 W83627EHF_REG_ALARM2) << 8) |
874 (w83627ehf_read_value(data,
875 W83627EHF_REG_ALARM3) << 16);
876
877 data->last_updated = jiffies;
878 data->valid = 1;
879 }
880
881 mutex_unlock(&data->update_lock);
882 return data;
883 }
884
885 /*
886 * Sysfs callback functions
887 */
888 #define show_in_reg(reg) \
889 static ssize_t \
890 show_##reg(struct device *dev, struct device_attribute *attr, \
891 char *buf) \
892 { \
893 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
894 struct sensor_device_attribute *sensor_attr = \
895 to_sensor_dev_attr(attr); \
896 int nr = sensor_attr->index; \
897 return sprintf(buf, "%ld\n", in_from_reg(data->reg[nr], nr)); \
898 }
899 show_in_reg(in)
900 show_in_reg(in_min)
901 show_in_reg(in_max)
902
903 #define store_in_reg(REG, reg) \
904 static ssize_t \
905 store_in_##reg(struct device *dev, struct device_attribute *attr, \
906 const char *buf, size_t count) \
907 { \
908 struct w83627ehf_data *data = dev_get_drvdata(dev); \
909 struct sensor_device_attribute *sensor_attr = \
910 to_sensor_dev_attr(attr); \
911 int nr = sensor_attr->index; \
912 unsigned long val; \
913 int err; \
914 err = strict_strtoul(buf, 10, &val); \
915 if (err < 0) \
916 return err; \
917 mutex_lock(&data->update_lock); \
918 data->in_##reg[nr] = in_to_reg(val, nr); \
919 w83627ehf_write_value(data, W83627EHF_REG_IN_##REG(nr), \
920 data->in_##reg[nr]); \
921 mutex_unlock(&data->update_lock); \
922 return count; \
923 }
924
925 store_in_reg(MIN, min)
926 store_in_reg(MAX, max)
927
928 static ssize_t show_alarm(struct device *dev, struct device_attribute *attr,
929 char *buf)
930 {
931 struct w83627ehf_data *data = w83627ehf_update_device(dev);
932 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
933 int nr = sensor_attr->index;
934 return sprintf(buf, "%u\n", (data->alarms >> nr) & 0x01);
935 }
936
937 static struct sensor_device_attribute sda_in_input[] = {
938 SENSOR_ATTR(in0_input, S_IRUGO, show_in, NULL, 0),
939 SENSOR_ATTR(in1_input, S_IRUGO, show_in, NULL, 1),
940 SENSOR_ATTR(in2_input, S_IRUGO, show_in, NULL, 2),
941 SENSOR_ATTR(in3_input, S_IRUGO, show_in, NULL, 3),
942 SENSOR_ATTR(in4_input, S_IRUGO, show_in, NULL, 4),
943 SENSOR_ATTR(in5_input, S_IRUGO, show_in, NULL, 5),
944 SENSOR_ATTR(in6_input, S_IRUGO, show_in, NULL, 6),
945 SENSOR_ATTR(in7_input, S_IRUGO, show_in, NULL, 7),
946 SENSOR_ATTR(in8_input, S_IRUGO, show_in, NULL, 8),
947 SENSOR_ATTR(in9_input, S_IRUGO, show_in, NULL, 9),
948 };
949
950 static struct sensor_device_attribute sda_in_alarm[] = {
951 SENSOR_ATTR(in0_alarm, S_IRUGO, show_alarm, NULL, 0),
952 SENSOR_ATTR(in1_alarm, S_IRUGO, show_alarm, NULL, 1),
953 SENSOR_ATTR(in2_alarm, S_IRUGO, show_alarm, NULL, 2),
954 SENSOR_ATTR(in3_alarm, S_IRUGO, show_alarm, NULL, 3),
955 SENSOR_ATTR(in4_alarm, S_IRUGO, show_alarm, NULL, 8),
956 SENSOR_ATTR(in5_alarm, S_IRUGO, show_alarm, NULL, 21),
957 SENSOR_ATTR(in6_alarm, S_IRUGO, show_alarm, NULL, 20),
958 SENSOR_ATTR(in7_alarm, S_IRUGO, show_alarm, NULL, 16),
959 SENSOR_ATTR(in8_alarm, S_IRUGO, show_alarm, NULL, 17),
960 SENSOR_ATTR(in9_alarm, S_IRUGO, show_alarm, NULL, 19),
961 };
962
963 static struct sensor_device_attribute sda_in_min[] = {
964 SENSOR_ATTR(in0_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 0),
965 SENSOR_ATTR(in1_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 1),
966 SENSOR_ATTR(in2_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 2),
967 SENSOR_ATTR(in3_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 3),
968 SENSOR_ATTR(in4_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 4),
969 SENSOR_ATTR(in5_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 5),
970 SENSOR_ATTR(in6_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 6),
971 SENSOR_ATTR(in7_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 7),
972 SENSOR_ATTR(in8_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 8),
973 SENSOR_ATTR(in9_min, S_IWUSR | S_IRUGO, show_in_min, store_in_min, 9),
974 };
975
976 static struct sensor_device_attribute sda_in_max[] = {
977 SENSOR_ATTR(in0_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 0),
978 SENSOR_ATTR(in1_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 1),
979 SENSOR_ATTR(in2_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 2),
980 SENSOR_ATTR(in3_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 3),
981 SENSOR_ATTR(in4_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 4),
982 SENSOR_ATTR(in5_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 5),
983 SENSOR_ATTR(in6_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 6),
984 SENSOR_ATTR(in7_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 7),
985 SENSOR_ATTR(in8_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 8),
986 SENSOR_ATTR(in9_max, S_IWUSR | S_IRUGO, show_in_max, store_in_max, 9),
987 };
988
989 static ssize_t
990 show_fan(struct device *dev, struct device_attribute *attr, char *buf)
991 {
992 struct w83627ehf_data *data = w83627ehf_update_device(dev);
993 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
994 int nr = sensor_attr->index;
995 return sprintf(buf, "%d\n", data->rpm[nr]);
996 }
997
998 static ssize_t
999 show_fan_min(struct device *dev, struct device_attribute *attr, char *buf)
1000 {
1001 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1002 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1003 int nr = sensor_attr->index;
1004 return sprintf(buf, "%d\n",
1005 data->fan_from_reg_min(data->fan_min[nr],
1006 data->fan_div[nr]));
1007 }
1008
1009 static ssize_t
1010 show_fan_div(struct device *dev, struct device_attribute *attr,
1011 char *buf)
1012 {
1013 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1014 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1015 int nr = sensor_attr->index;
1016 return sprintf(buf, "%u\n", div_from_reg(data->fan_div[nr]));
1017 }
1018
1019 static ssize_t
1020 store_fan_min(struct device *dev, struct device_attribute *attr,
1021 const char *buf, size_t count)
1022 {
1023 struct w83627ehf_data *data = dev_get_drvdata(dev);
1024 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1025 int nr = sensor_attr->index;
1026 unsigned long val;
1027 int err;
1028 unsigned int reg;
1029 u8 new_div;
1030
1031 err = strict_strtoul(buf, 10, &val);
1032 if (err < 0)
1033 return err;
1034
1035 mutex_lock(&data->update_lock);
1036 if (!data->has_fan_div) {
1037 /*
1038 * Only NCT6776F for now, so we know that this is a 13 bit
1039 * register
1040 */
1041 if (!val) {
1042 val = 0xff1f;
1043 } else {
1044 if (val > 1350000U)
1045 val = 135000U;
1046 val = 1350000U / val;
1047 val = (val & 0x1f) | ((val << 3) & 0xff00);
1048 }
1049 data->fan_min[nr] = val;
1050 goto done; /* Leave fan divider alone */
1051 }
1052 if (!val) {
1053 /* No min limit, alarm disabled */
1054 data->fan_min[nr] = 255;
1055 new_div = data->fan_div[nr]; /* No change */
1056 dev_info(dev, "fan%u low limit and alarm disabled\n", nr + 1);
1057 } else if ((reg = 1350000U / val) >= 128 * 255) {
1058 /* Speed below this value cannot possibly be represented,
1059 even with the highest divider (128) */
1060 data->fan_min[nr] = 254;
1061 new_div = 7; /* 128 == (1 << 7) */
1062 dev_warn(dev, "fan%u low limit %lu below minimum %u, set to "
1063 "minimum\n", nr + 1, val,
1064 data->fan_from_reg_min(254, 7));
1065 } else if (!reg) {
1066 /* Speed above this value cannot possibly be represented,
1067 even with the lowest divider (1) */
1068 data->fan_min[nr] = 1;
1069 new_div = 0; /* 1 == (1 << 0) */
1070 dev_warn(dev, "fan%u low limit %lu above maximum %u, set to "
1071 "maximum\n", nr + 1, val,
1072 data->fan_from_reg_min(1, 0));
1073 } else {
1074 /* Automatically pick the best divider, i.e. the one such
1075 that the min limit will correspond to a register value
1076 in the 96..192 range */
1077 new_div = 0;
1078 while (reg > 192 && new_div < 7) {
1079 reg >>= 1;
1080 new_div++;
1081 }
1082 data->fan_min[nr] = reg;
1083 }
1084
1085 /* Write both the fan clock divider (if it changed) and the new
1086 fan min (unconditionally) */
1087 if (new_div != data->fan_div[nr]) {
1088 dev_dbg(dev, "fan%u clock divider changed from %u to %u\n",
1089 nr + 1, div_from_reg(data->fan_div[nr]),
1090 div_from_reg(new_div));
1091 data->fan_div[nr] = new_div;
1092 w83627ehf_write_fan_div_common(dev, data, nr);
1093 /* Give the chip time to sample a new speed value */
1094 data->last_updated = jiffies;
1095 }
1096 done:
1097 w83627ehf_write_value(data, data->REG_FAN_MIN[nr],
1098 data->fan_min[nr]);
1099 mutex_unlock(&data->update_lock);
1100
1101 return count;
1102 }
1103
1104 static struct sensor_device_attribute sda_fan_input[] = {
1105 SENSOR_ATTR(fan1_input, S_IRUGO, show_fan, NULL, 0),
1106 SENSOR_ATTR(fan2_input, S_IRUGO, show_fan, NULL, 1),
1107 SENSOR_ATTR(fan3_input, S_IRUGO, show_fan, NULL, 2),
1108 SENSOR_ATTR(fan4_input, S_IRUGO, show_fan, NULL, 3),
1109 SENSOR_ATTR(fan5_input, S_IRUGO, show_fan, NULL, 4),
1110 };
1111
1112 static struct sensor_device_attribute sda_fan_alarm[] = {
1113 SENSOR_ATTR(fan1_alarm, S_IRUGO, show_alarm, NULL, 6),
1114 SENSOR_ATTR(fan2_alarm, S_IRUGO, show_alarm, NULL, 7),
1115 SENSOR_ATTR(fan3_alarm, S_IRUGO, show_alarm, NULL, 11),
1116 SENSOR_ATTR(fan4_alarm, S_IRUGO, show_alarm, NULL, 10),
1117 SENSOR_ATTR(fan5_alarm, S_IRUGO, show_alarm, NULL, 23),
1118 };
1119
1120 static struct sensor_device_attribute sda_fan_min[] = {
1121 SENSOR_ATTR(fan1_min, S_IWUSR | S_IRUGO, show_fan_min,
1122 store_fan_min, 0),
1123 SENSOR_ATTR(fan2_min, S_IWUSR | S_IRUGO, show_fan_min,
1124 store_fan_min, 1),
1125 SENSOR_ATTR(fan3_min, S_IWUSR | S_IRUGO, show_fan_min,
1126 store_fan_min, 2),
1127 SENSOR_ATTR(fan4_min, S_IWUSR | S_IRUGO, show_fan_min,
1128 store_fan_min, 3),
1129 SENSOR_ATTR(fan5_min, S_IWUSR | S_IRUGO, show_fan_min,
1130 store_fan_min, 4),
1131 };
1132
1133 static struct sensor_device_attribute sda_fan_div[] = {
1134 SENSOR_ATTR(fan1_div, S_IRUGO, show_fan_div, NULL, 0),
1135 SENSOR_ATTR(fan2_div, S_IRUGO, show_fan_div, NULL, 1),
1136 SENSOR_ATTR(fan3_div, S_IRUGO, show_fan_div, NULL, 2),
1137 SENSOR_ATTR(fan4_div, S_IRUGO, show_fan_div, NULL, 3),
1138 SENSOR_ATTR(fan5_div, S_IRUGO, show_fan_div, NULL, 4),
1139 };
1140
1141 static ssize_t
1142 show_temp_label(struct device *dev, struct device_attribute *attr, char *buf)
1143 {
1144 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1145 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1146 int nr = sensor_attr->index;
1147 return sprintf(buf, "%s\n", data->temp_label[data->temp_src[nr]]);
1148 }
1149
1150 #define show_temp_reg(addr, reg) \
1151 static ssize_t \
1152 show_##reg(struct device *dev, struct device_attribute *attr, \
1153 char *buf) \
1154 { \
1155 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1156 struct sensor_device_attribute *sensor_attr = \
1157 to_sensor_dev_attr(attr); \
1158 int nr = sensor_attr->index; \
1159 return sprintf(buf, "%d\n", \
1160 temp_from_reg(data->addr[nr], data->reg[nr])); \
1161 }
1162 show_temp_reg(reg_temp, temp);
1163 show_temp_reg(reg_temp_over, temp_max);
1164 show_temp_reg(reg_temp_hyst, temp_max_hyst);
1165
1166 #define store_temp_reg(addr, reg) \
1167 static ssize_t \
1168 store_##reg(struct device *dev, struct device_attribute *attr, \
1169 const char *buf, size_t count) \
1170 { \
1171 struct w83627ehf_data *data = dev_get_drvdata(dev); \
1172 struct sensor_device_attribute *sensor_attr = \
1173 to_sensor_dev_attr(attr); \
1174 int nr = sensor_attr->index; \
1175 int err; \
1176 long val; \
1177 err = strict_strtol(buf, 10, &val); \
1178 if (err < 0) \
1179 return err; \
1180 mutex_lock(&data->update_lock); \
1181 data->reg[nr] = temp_to_reg(data->addr[nr], val); \
1182 w83627ehf_write_value(data, data->addr[nr], \
1183 data->reg[nr]); \
1184 mutex_unlock(&data->update_lock); \
1185 return count; \
1186 }
1187 store_temp_reg(reg_temp_over, temp_max);
1188 store_temp_reg(reg_temp_hyst, temp_max_hyst);
1189
1190 static ssize_t
1191 show_temp_type(struct device *dev, struct device_attribute *attr, char *buf)
1192 {
1193 struct w83627ehf_data *data = w83627ehf_update_device(dev);
1194 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1195 int nr = sensor_attr->index;
1196 return sprintf(buf, "%d\n", (int)data->temp_type[nr]);
1197 }
1198
1199 static struct sensor_device_attribute sda_temp_input[] = {
1200 SENSOR_ATTR(temp1_input, S_IRUGO, show_temp, NULL, 0),
1201 SENSOR_ATTR(temp2_input, S_IRUGO, show_temp, NULL, 1),
1202 SENSOR_ATTR(temp3_input, S_IRUGO, show_temp, NULL, 2),
1203 SENSOR_ATTR(temp4_input, S_IRUGO, show_temp, NULL, 3),
1204 SENSOR_ATTR(temp5_input, S_IRUGO, show_temp, NULL, 4),
1205 SENSOR_ATTR(temp6_input, S_IRUGO, show_temp, NULL, 5),
1206 SENSOR_ATTR(temp7_input, S_IRUGO, show_temp, NULL, 6),
1207 SENSOR_ATTR(temp8_input, S_IRUGO, show_temp, NULL, 7),
1208 SENSOR_ATTR(temp9_input, S_IRUGO, show_temp, NULL, 8),
1209 };
1210
1211 static struct sensor_device_attribute sda_temp_label[] = {
1212 SENSOR_ATTR(temp1_label, S_IRUGO, show_temp_label, NULL, 0),
1213 SENSOR_ATTR(temp2_label, S_IRUGO, show_temp_label, NULL, 1),
1214 SENSOR_ATTR(temp3_label, S_IRUGO, show_temp_label, NULL, 2),
1215 SENSOR_ATTR(temp4_label, S_IRUGO, show_temp_label, NULL, 3),
1216 SENSOR_ATTR(temp5_label, S_IRUGO, show_temp_label, NULL, 4),
1217 SENSOR_ATTR(temp6_label, S_IRUGO, show_temp_label, NULL, 5),
1218 SENSOR_ATTR(temp7_label, S_IRUGO, show_temp_label, NULL, 6),
1219 SENSOR_ATTR(temp8_label, S_IRUGO, show_temp_label, NULL, 7),
1220 SENSOR_ATTR(temp9_label, S_IRUGO, show_temp_label, NULL, 8),
1221 };
1222
1223 static struct sensor_device_attribute sda_temp_max[] = {
1224 SENSOR_ATTR(temp1_max, S_IRUGO | S_IWUSR, show_temp_max,
1225 store_temp_max, 0),
1226 SENSOR_ATTR(temp2_max, S_IRUGO | S_IWUSR, show_temp_max,
1227 store_temp_max, 1),
1228 SENSOR_ATTR(temp3_max, S_IRUGO | S_IWUSR, show_temp_max,
1229 store_temp_max, 2),
1230 SENSOR_ATTR(temp4_max, S_IRUGO | S_IWUSR, show_temp_max,
1231 store_temp_max, 3),
1232 SENSOR_ATTR(temp5_max, S_IRUGO | S_IWUSR, show_temp_max,
1233 store_temp_max, 4),
1234 SENSOR_ATTR(temp6_max, S_IRUGO | S_IWUSR, show_temp_max,
1235 store_temp_max, 5),
1236 SENSOR_ATTR(temp7_max, S_IRUGO | S_IWUSR, show_temp_max,
1237 store_temp_max, 6),
1238 SENSOR_ATTR(temp8_max, S_IRUGO | S_IWUSR, show_temp_max,
1239 store_temp_max, 7),
1240 SENSOR_ATTR(temp9_max, S_IRUGO | S_IWUSR, show_temp_max,
1241 store_temp_max, 8),
1242 };
1243
1244 static struct sensor_device_attribute sda_temp_max_hyst[] = {
1245 SENSOR_ATTR(temp1_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1246 store_temp_max_hyst, 0),
1247 SENSOR_ATTR(temp2_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1248 store_temp_max_hyst, 1),
1249 SENSOR_ATTR(temp3_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1250 store_temp_max_hyst, 2),
1251 SENSOR_ATTR(temp4_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1252 store_temp_max_hyst, 3),
1253 SENSOR_ATTR(temp5_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1254 store_temp_max_hyst, 4),
1255 SENSOR_ATTR(temp6_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1256 store_temp_max_hyst, 5),
1257 SENSOR_ATTR(temp7_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1258 store_temp_max_hyst, 6),
1259 SENSOR_ATTR(temp8_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1260 store_temp_max_hyst, 7),
1261 SENSOR_ATTR(temp9_max_hyst, S_IRUGO | S_IWUSR, show_temp_max_hyst,
1262 store_temp_max_hyst, 8),
1263 };
1264
1265 static struct sensor_device_attribute sda_temp_alarm[] = {
1266 SENSOR_ATTR(temp1_alarm, S_IRUGO, show_alarm, NULL, 4),
1267 SENSOR_ATTR(temp2_alarm, S_IRUGO, show_alarm, NULL, 5),
1268 SENSOR_ATTR(temp3_alarm, S_IRUGO, show_alarm, NULL, 13),
1269 };
1270
1271 static struct sensor_device_attribute sda_temp_type[] = {
1272 SENSOR_ATTR(temp1_type, S_IRUGO, show_temp_type, NULL, 0),
1273 SENSOR_ATTR(temp2_type, S_IRUGO, show_temp_type, NULL, 1),
1274 SENSOR_ATTR(temp3_type, S_IRUGO, show_temp_type, NULL, 2),
1275 };
1276
1277 #define show_pwm_reg(reg) \
1278 static ssize_t show_##reg(struct device *dev, struct device_attribute *attr, \
1279 char *buf) \
1280 { \
1281 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1282 struct sensor_device_attribute *sensor_attr = \
1283 to_sensor_dev_attr(attr); \
1284 int nr = sensor_attr->index; \
1285 return sprintf(buf, "%d\n", data->reg[nr]); \
1286 }
1287
1288 show_pwm_reg(pwm_mode)
1289 show_pwm_reg(pwm_enable)
1290 show_pwm_reg(pwm)
1291
1292 static ssize_t
1293 store_pwm_mode(struct device *dev, struct device_attribute *attr,
1294 const char *buf, size_t count)
1295 {
1296 struct w83627ehf_data *data = dev_get_drvdata(dev);
1297 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1298 int nr = sensor_attr->index;
1299 unsigned long val;
1300 int err;
1301 u16 reg;
1302
1303 err = strict_strtoul(buf, 10, &val);
1304 if (err < 0)
1305 return err;
1306
1307 if (val > 1)
1308 return -EINVAL;
1309 mutex_lock(&data->update_lock);
1310 reg = w83627ehf_read_value(data, W83627EHF_REG_PWM_ENABLE[nr]);
1311 data->pwm_mode[nr] = val;
1312 reg &= ~(1 << W83627EHF_PWM_MODE_SHIFT[nr]);
1313 if (!val)
1314 reg |= 1 << W83627EHF_PWM_MODE_SHIFT[nr];
1315 w83627ehf_write_value(data, W83627EHF_REG_PWM_ENABLE[nr], reg);
1316 mutex_unlock(&data->update_lock);
1317 return count;
1318 }
1319
1320 static ssize_t
1321 store_pwm(struct device *dev, struct device_attribute *attr,
1322 const char *buf, size_t count)
1323 {
1324 struct w83627ehf_data *data = dev_get_drvdata(dev);
1325 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1326 int nr = sensor_attr->index;
1327 unsigned long val;
1328 int err;
1329
1330 err = strict_strtoul(buf, 10, &val);
1331 if (err < 0)
1332 return err;
1333
1334 val = SENSORS_LIMIT(val, 0, 255);
1335
1336 mutex_lock(&data->update_lock);
1337 data->pwm[nr] = val;
1338 w83627ehf_write_value(data, data->REG_PWM[nr], val);
1339 mutex_unlock(&data->update_lock);
1340 return count;
1341 }
1342
1343 static ssize_t
1344 store_pwm_enable(struct device *dev, struct device_attribute *attr,
1345 const char *buf, size_t count)
1346 {
1347 struct w83627ehf_data *data = dev_get_drvdata(dev);
1348 struct w83627ehf_sio_data *sio_data = dev->platform_data;
1349 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1350 int nr = sensor_attr->index;
1351 unsigned long val;
1352 int err;
1353 u16 reg;
1354
1355 err = strict_strtoul(buf, 10, &val);
1356 if (err < 0)
1357 return err;
1358
1359 if (!val || (val > 4 && val != data->pwm_enable_orig[nr]))
1360 return -EINVAL;
1361 /* SmartFan III mode is not supported on NCT6776F */
1362 if (sio_data->kind == nct6776 && val == 4)
1363 return -EINVAL;
1364
1365 mutex_lock(&data->update_lock);
1366 data->pwm_enable[nr] = val;
1367 if (sio_data->kind == nct6775 || sio_data->kind == nct6776) {
1368 reg = w83627ehf_read_value(data,
1369 NCT6775_REG_FAN_MODE[nr]);
1370 reg &= 0x0f;
1371 reg |= (val - 1) << 4;
1372 w83627ehf_write_value(data,
1373 NCT6775_REG_FAN_MODE[nr], reg);
1374 } else {
1375 reg = w83627ehf_read_value(data, W83627EHF_REG_PWM_ENABLE[nr]);
1376 reg &= ~(0x03 << W83627EHF_PWM_ENABLE_SHIFT[nr]);
1377 reg |= (val - 1) << W83627EHF_PWM_ENABLE_SHIFT[nr];
1378 w83627ehf_write_value(data, W83627EHF_REG_PWM_ENABLE[nr], reg);
1379 }
1380 mutex_unlock(&data->update_lock);
1381 return count;
1382 }
1383
1384
1385 #define show_tol_temp(reg) \
1386 static ssize_t show_##reg(struct device *dev, struct device_attribute *attr, \
1387 char *buf) \
1388 { \
1389 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1390 struct sensor_device_attribute *sensor_attr = \
1391 to_sensor_dev_attr(attr); \
1392 int nr = sensor_attr->index; \
1393 return sprintf(buf, "%d\n", data->reg[nr] * 1000); \
1394 }
1395
1396 show_tol_temp(tolerance)
1397 show_tol_temp(target_temp)
1398
1399 static ssize_t
1400 store_target_temp(struct device *dev, struct device_attribute *attr,
1401 const char *buf, size_t count)
1402 {
1403 struct w83627ehf_data *data = dev_get_drvdata(dev);
1404 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1405 int nr = sensor_attr->index;
1406 long val;
1407 int err;
1408
1409 err = strict_strtol(buf, 10, &val);
1410 if (err < 0)
1411 return err;
1412
1413 val = SENSORS_LIMIT(DIV_ROUND_CLOSEST(val, 1000), 0, 127);
1414
1415 mutex_lock(&data->update_lock);
1416 data->target_temp[nr] = val;
1417 w83627ehf_write_value(data, data->REG_TARGET[nr], val);
1418 mutex_unlock(&data->update_lock);
1419 return count;
1420 }
1421
1422 static ssize_t
1423 store_tolerance(struct device *dev, struct device_attribute *attr,
1424 const char *buf, size_t count)
1425 {
1426 struct w83627ehf_data *data = dev_get_drvdata(dev);
1427 struct w83627ehf_sio_data *sio_data = dev->platform_data;
1428 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1429 int nr = sensor_attr->index;
1430 u16 reg;
1431 long val;
1432 int err;
1433
1434 err = strict_strtol(buf, 10, &val);
1435 if (err < 0)
1436 return err;
1437
1438 /* Limit the temp to 0C - 15C */
1439 val = SENSORS_LIMIT(DIV_ROUND_CLOSEST(val, 1000), 0, 15);
1440
1441 mutex_lock(&data->update_lock);
1442 if (sio_data->kind == nct6775 || sio_data->kind == nct6776) {
1443 /* Limit tolerance further for NCT6776F */
1444 if (sio_data->kind == nct6776 && val > 7)
1445 val = 7;
1446 reg = w83627ehf_read_value(data, NCT6775_REG_FAN_MODE[nr]);
1447 reg = (reg & 0xf0) | val;
1448 w83627ehf_write_value(data, NCT6775_REG_FAN_MODE[nr], reg);
1449 } else {
1450 reg = w83627ehf_read_value(data, W83627EHF_REG_TOLERANCE[nr]);
1451 if (nr == 1)
1452 reg = (reg & 0x0f) | (val << 4);
1453 else
1454 reg = (reg & 0xf0) | val;
1455 w83627ehf_write_value(data, W83627EHF_REG_TOLERANCE[nr], reg);
1456 }
1457 data->tolerance[nr] = val;
1458 mutex_unlock(&data->update_lock);
1459 return count;
1460 }
1461
1462 static struct sensor_device_attribute sda_pwm[] = {
1463 SENSOR_ATTR(pwm1, S_IWUSR | S_IRUGO, show_pwm, store_pwm, 0),
1464 SENSOR_ATTR(pwm2, S_IWUSR | S_IRUGO, show_pwm, store_pwm, 1),
1465 SENSOR_ATTR(pwm3, S_IWUSR | S_IRUGO, show_pwm, store_pwm, 2),
1466 SENSOR_ATTR(pwm4, S_IWUSR | S_IRUGO, show_pwm, store_pwm, 3),
1467 };
1468
1469 static struct sensor_device_attribute sda_pwm_mode[] = {
1470 SENSOR_ATTR(pwm1_mode, S_IWUSR | S_IRUGO, show_pwm_mode,
1471 store_pwm_mode, 0),
1472 SENSOR_ATTR(pwm2_mode, S_IWUSR | S_IRUGO, show_pwm_mode,
1473 store_pwm_mode, 1),
1474 SENSOR_ATTR(pwm3_mode, S_IWUSR | S_IRUGO, show_pwm_mode,
1475 store_pwm_mode, 2),
1476 SENSOR_ATTR(pwm4_mode, S_IWUSR | S_IRUGO, show_pwm_mode,
1477 store_pwm_mode, 3),
1478 };
1479
1480 static struct sensor_device_attribute sda_pwm_enable[] = {
1481 SENSOR_ATTR(pwm1_enable, S_IWUSR | S_IRUGO, show_pwm_enable,
1482 store_pwm_enable, 0),
1483 SENSOR_ATTR(pwm2_enable, S_IWUSR | S_IRUGO, show_pwm_enable,
1484 store_pwm_enable, 1),
1485 SENSOR_ATTR(pwm3_enable, S_IWUSR | S_IRUGO, show_pwm_enable,
1486 store_pwm_enable, 2),
1487 SENSOR_ATTR(pwm4_enable, S_IWUSR | S_IRUGO, show_pwm_enable,
1488 store_pwm_enable, 3),
1489 };
1490
1491 static struct sensor_device_attribute sda_target_temp[] = {
1492 SENSOR_ATTR(pwm1_target, S_IWUSR | S_IRUGO, show_target_temp,
1493 store_target_temp, 0),
1494 SENSOR_ATTR(pwm2_target, S_IWUSR | S_IRUGO, show_target_temp,
1495 store_target_temp, 1),
1496 SENSOR_ATTR(pwm3_target, S_IWUSR | S_IRUGO, show_target_temp,
1497 store_target_temp, 2),
1498 SENSOR_ATTR(pwm4_target, S_IWUSR | S_IRUGO, show_target_temp,
1499 store_target_temp, 3),
1500 };
1501
1502 static struct sensor_device_attribute sda_tolerance[] = {
1503 SENSOR_ATTR(pwm1_tolerance, S_IWUSR | S_IRUGO, show_tolerance,
1504 store_tolerance, 0),
1505 SENSOR_ATTR(pwm2_tolerance, S_IWUSR | S_IRUGO, show_tolerance,
1506 store_tolerance, 1),
1507 SENSOR_ATTR(pwm3_tolerance, S_IWUSR | S_IRUGO, show_tolerance,
1508 store_tolerance, 2),
1509 SENSOR_ATTR(pwm4_tolerance, S_IWUSR | S_IRUGO, show_tolerance,
1510 store_tolerance, 3),
1511 };
1512
1513 /* Smart Fan registers */
1514
1515 #define fan_functions(reg, REG) \
1516 static ssize_t show_##reg(struct device *dev, struct device_attribute *attr, \
1517 char *buf) \
1518 { \
1519 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1520 struct sensor_device_attribute *sensor_attr = \
1521 to_sensor_dev_attr(attr); \
1522 int nr = sensor_attr->index; \
1523 return sprintf(buf, "%d\n", data->reg[nr]); \
1524 } \
1525 static ssize_t \
1526 store_##reg(struct device *dev, struct device_attribute *attr, \
1527 const char *buf, size_t count) \
1528 { \
1529 struct w83627ehf_data *data = dev_get_drvdata(dev); \
1530 struct sensor_device_attribute *sensor_attr = \
1531 to_sensor_dev_attr(attr); \
1532 int nr = sensor_attr->index; \
1533 unsigned long val; \
1534 int err; \
1535 err = strict_strtoul(buf, 10, &val); \
1536 if (err < 0) \
1537 return err; \
1538 val = SENSORS_LIMIT(val, 1, 255); \
1539 mutex_lock(&data->update_lock); \
1540 data->reg[nr] = val; \
1541 w83627ehf_write_value(data, data->REG_##REG[nr], val); \
1542 mutex_unlock(&data->update_lock); \
1543 return count; \
1544 }
1545
1546 fan_functions(fan_start_output, FAN_START_OUTPUT)
1547 fan_functions(fan_stop_output, FAN_STOP_OUTPUT)
1548 fan_functions(fan_max_output, FAN_MAX_OUTPUT)
1549 fan_functions(fan_step_output, FAN_STEP_OUTPUT)
1550
1551 #define fan_time_functions(reg, REG) \
1552 static ssize_t show_##reg(struct device *dev, struct device_attribute *attr, \
1553 char *buf) \
1554 { \
1555 struct w83627ehf_data *data = w83627ehf_update_device(dev); \
1556 struct sensor_device_attribute *sensor_attr = \
1557 to_sensor_dev_attr(attr); \
1558 int nr = sensor_attr->index; \
1559 return sprintf(buf, "%d\n", \
1560 step_time_from_reg(data->reg[nr], \
1561 data->pwm_mode[nr])); \
1562 } \
1563 \
1564 static ssize_t \
1565 store_##reg(struct device *dev, struct device_attribute *attr, \
1566 const char *buf, size_t count) \
1567 { \
1568 struct w83627ehf_data *data = dev_get_drvdata(dev); \
1569 struct sensor_device_attribute *sensor_attr = \
1570 to_sensor_dev_attr(attr); \
1571 int nr = sensor_attr->index; \
1572 unsigned long val; \
1573 int err; \
1574 err = strict_strtoul(buf, 10, &val); \
1575 if (err < 0) \
1576 return err; \
1577 val = step_time_to_reg(val, data->pwm_mode[nr]); \
1578 mutex_lock(&data->update_lock); \
1579 data->reg[nr] = val; \
1580 w83627ehf_write_value(data, W83627EHF_REG_##REG[nr], val); \
1581 mutex_unlock(&data->update_lock); \
1582 return count; \
1583 } \
1584
1585 fan_time_functions(fan_stop_time, FAN_STOP_TIME)
1586
1587 static ssize_t show_name(struct device *dev, struct device_attribute *attr,
1588 char *buf)
1589 {
1590 struct w83627ehf_data *data = dev_get_drvdata(dev);
1591
1592 return sprintf(buf, "%s\n", data->name);
1593 }
1594 static DEVICE_ATTR(name, S_IRUGO, show_name, NULL);
1595
1596 static struct sensor_device_attribute sda_sf3_arrays_fan4[] = {
1597 SENSOR_ATTR(pwm4_stop_time, S_IWUSR | S_IRUGO, show_fan_stop_time,
1598 store_fan_stop_time, 3),
1599 SENSOR_ATTR(pwm4_start_output, S_IWUSR | S_IRUGO, show_fan_start_output,
1600 store_fan_start_output, 3),
1601 SENSOR_ATTR(pwm4_stop_output, S_IWUSR | S_IRUGO, show_fan_stop_output,
1602 store_fan_stop_output, 3),
1603 SENSOR_ATTR(pwm4_max_output, S_IWUSR | S_IRUGO, show_fan_max_output,
1604 store_fan_max_output, 3),
1605 SENSOR_ATTR(pwm4_step_output, S_IWUSR | S_IRUGO, show_fan_step_output,
1606 store_fan_step_output, 3),
1607 };
1608
1609 static struct sensor_device_attribute sda_sf3_arrays[] = {
1610 SENSOR_ATTR(pwm1_stop_time, S_IWUSR | S_IRUGO, show_fan_stop_time,
1611 store_fan_stop_time, 0),
1612 SENSOR_ATTR(pwm2_stop_time, S_IWUSR | S_IRUGO, show_fan_stop_time,
1613 store_fan_stop_time, 1),
1614 SENSOR_ATTR(pwm3_stop_time, S_IWUSR | S_IRUGO, show_fan_stop_time,
1615 store_fan_stop_time, 2),
1616 SENSOR_ATTR(pwm1_start_output, S_IWUSR | S_IRUGO, show_fan_start_output,
1617 store_fan_start_output, 0),
1618 SENSOR_ATTR(pwm2_start_output, S_IWUSR | S_IRUGO, show_fan_start_output,
1619 store_fan_start_output, 1),
1620 SENSOR_ATTR(pwm3_start_output, S_IWUSR | S_IRUGO, show_fan_start_output,
1621 store_fan_start_output, 2),
1622 SENSOR_ATTR(pwm1_stop_output, S_IWUSR | S_IRUGO, show_fan_stop_output,
1623 store_fan_stop_output, 0),
1624 SENSOR_ATTR(pwm2_stop_output, S_IWUSR | S_IRUGO, show_fan_stop_output,
1625 store_fan_stop_output, 1),
1626 SENSOR_ATTR(pwm3_stop_output, S_IWUSR | S_IRUGO, show_fan_stop_output,
1627 store_fan_stop_output, 2),
1628 };
1629
1630
1631 /*
1632 * pwm1 and pwm3 don't support max and step settings on all chips.
1633 * Need to check support while generating/removing attribute files.
1634 */
1635 static struct sensor_device_attribute sda_sf3_max_step_arrays[] = {
1636 SENSOR_ATTR(pwm1_max_output, S_IWUSR | S_IRUGO, show_fan_max_output,
1637 store_fan_max_output, 0),
1638 SENSOR_ATTR(pwm1_step_output, S_IWUSR | S_IRUGO, show_fan_step_output,
1639 store_fan_step_output, 0),
1640 SENSOR_ATTR(pwm2_max_output, S_IWUSR | S_IRUGO, show_fan_max_output,
1641 store_fan_max_output, 1),
1642 SENSOR_ATTR(pwm2_step_output, S_IWUSR | S_IRUGO, show_fan_step_output,
1643 store_fan_step_output, 1),
1644 SENSOR_ATTR(pwm3_max_output, S_IWUSR | S_IRUGO, show_fan_max_output,
1645 store_fan_max_output, 2),
1646 SENSOR_ATTR(pwm3_step_output, S_IWUSR | S_IRUGO, show_fan_step_output,
1647 store_fan_step_output, 2),
1648 };
1649
1650 static ssize_t
1651 show_vid(struct device *dev, struct device_attribute *attr, char *buf)
1652 {
1653 struct w83627ehf_data *data = dev_get_drvdata(dev);
1654 return sprintf(buf, "%d\n", vid_from_reg(data->vid, data->vrm));
1655 }
1656 static DEVICE_ATTR(cpu0_vid, S_IRUGO, show_vid, NULL);
1657
1658 /*
1659 * Driver and device management
1660 */
1661
1662 static void w83627ehf_device_remove_files(struct device *dev)
1663 {
1664 /* some entries in the following arrays may not have been used in
1665 * device_create_file(), but device_remove_file() will ignore them */
1666 int i;
1667 struct w83627ehf_data *data = dev_get_drvdata(dev);
1668
1669 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays); i++)
1670 device_remove_file(dev, &sda_sf3_arrays[i].dev_attr);
1671 for (i = 0; i < ARRAY_SIZE(sda_sf3_max_step_arrays); i++) {
1672 struct sensor_device_attribute *attr =
1673 &sda_sf3_max_step_arrays[i];
1674 if (data->REG_FAN_STEP_OUTPUT &&
1675 data->REG_FAN_STEP_OUTPUT[attr->index] != 0xff)
1676 device_remove_file(dev, &attr->dev_attr);
1677 }
1678 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays_fan4); i++)
1679 device_remove_file(dev, &sda_sf3_arrays_fan4[i].dev_attr);
1680 for (i = 0; i < data->in_num; i++) {
1681 if ((i == 6) && data->in6_skip)
1682 continue;
1683 device_remove_file(dev, &sda_in_input[i].dev_attr);
1684 device_remove_file(dev, &sda_in_alarm[i].dev_attr);
1685 device_remove_file(dev, &sda_in_min[i].dev_attr);
1686 device_remove_file(dev, &sda_in_max[i].dev_attr);
1687 }
1688 for (i = 0; i < 5; i++) {
1689 device_remove_file(dev, &sda_fan_input[i].dev_attr);
1690 device_remove_file(dev, &sda_fan_alarm[i].dev_attr);
1691 device_remove_file(dev, &sda_fan_div[i].dev_attr);
1692 device_remove_file(dev, &sda_fan_min[i].dev_attr);
1693 }
1694 for (i = 0; i < data->pwm_num; i++) {
1695 device_remove_file(dev, &sda_pwm[i].dev_attr);
1696 device_remove_file(dev, &sda_pwm_mode[i].dev_attr);
1697 device_remove_file(dev, &sda_pwm_enable[i].dev_attr);
1698 device_remove_file(dev, &sda_target_temp[i].dev_attr);
1699 device_remove_file(dev, &sda_tolerance[i].dev_attr);
1700 }
1701 for (i = 0; i < NUM_REG_TEMP; i++) {
1702 if (!(data->have_temp & (1 << i)))
1703 continue;
1704 device_remove_file(dev, &sda_temp_input[i].dev_attr);
1705 device_remove_file(dev, &sda_temp_label[i].dev_attr);
1706 device_remove_file(dev, &sda_temp_max[i].dev_attr);
1707 device_remove_file(dev, &sda_temp_max_hyst[i].dev_attr);
1708 if (i > 2)
1709 continue;
1710 device_remove_file(dev, &sda_temp_alarm[i].dev_attr);
1711 device_remove_file(dev, &sda_temp_type[i].dev_attr);
1712 }
1713
1714 device_remove_file(dev, &dev_attr_name);
1715 device_remove_file(dev, &dev_attr_cpu0_vid);
1716 }
1717
1718 /* Get the monitoring functions started */
1719 static inline void __devinit w83627ehf_init_device(struct w83627ehf_data *data,
1720 enum kinds kind)
1721 {
1722 int i;
1723 u8 tmp, diode;
1724
1725 /* Start monitoring is needed */
1726 tmp = w83627ehf_read_value(data, W83627EHF_REG_CONFIG);
1727 if (!(tmp & 0x01))
1728 w83627ehf_write_value(data, W83627EHF_REG_CONFIG,
1729 tmp | 0x01);
1730
1731 /* Enable temperature sensors if needed */
1732 for (i = 0; i < NUM_REG_TEMP; i++) {
1733 if (!(data->have_temp & (1 << i)))
1734 continue;
1735 if (!data->reg_temp_config[i])
1736 continue;
1737 tmp = w83627ehf_read_value(data,
1738 data->reg_temp_config[i]);
1739 if (tmp & 0x01)
1740 w83627ehf_write_value(data,
1741 data->reg_temp_config[i],
1742 tmp & 0xfe);
1743 }
1744
1745 /* Enable VBAT monitoring if needed */
1746 tmp = w83627ehf_read_value(data, W83627EHF_REG_VBAT);
1747 if (!(tmp & 0x01))
1748 w83627ehf_write_value(data, W83627EHF_REG_VBAT, tmp | 0x01);
1749
1750 /* Get thermal sensor types */
1751 switch (kind) {
1752 case w83627ehf:
1753 diode = w83627ehf_read_value(data, W83627EHF_REG_DIODE);
1754 break;
1755 default:
1756 diode = 0x70;
1757 }
1758 for (i = 0; i < 3; i++) {
1759 const char *label = NULL;
1760
1761 if (data->temp_label)
1762 label = data->temp_label[data->temp_src[i]];
1763
1764 /* Digital source overrides analog type */
1765 if (label && strncmp(label, "PECI", 4) == 0)
1766 data->temp_type[i] = 6;
1767 else if (label && strncmp(label, "AMD", 3) == 0)
1768 data->temp_type[i] = 5;
1769 else if ((tmp & (0x02 << i)))
1770 data->temp_type[i] = (diode & (0x10 << i)) ? 1 : 3;
1771 else
1772 data->temp_type[i] = 4; /* thermistor */
1773 }
1774 }
1775
1776 static void w82627ehf_swap_tempreg(struct w83627ehf_data *data,
1777 int r1, int r2)
1778 {
1779 u16 tmp;
1780
1781 tmp = data->temp_src[r1];
1782 data->temp_src[r1] = data->temp_src[r2];
1783 data->temp_src[r2] = tmp;
1784
1785 tmp = data->reg_temp[r1];
1786 data->reg_temp[r1] = data->reg_temp[r2];
1787 data->reg_temp[r2] = tmp;
1788
1789 tmp = data->reg_temp_over[r1];
1790 data->reg_temp_over[r1] = data->reg_temp_over[r2];
1791 data->reg_temp_over[r2] = tmp;
1792
1793 tmp = data->reg_temp_hyst[r1];
1794 data->reg_temp_hyst[r1] = data->reg_temp_hyst[r2];
1795 data->reg_temp_hyst[r2] = tmp;
1796
1797 tmp = data->reg_temp_config[r1];
1798 data->reg_temp_config[r1] = data->reg_temp_config[r2];
1799 data->reg_temp_config[r2] = tmp;
1800 }
1801
1802 static int __devinit w83627ehf_probe(struct platform_device *pdev)
1803 {
1804 struct device *dev = &pdev->dev;
1805 struct w83627ehf_sio_data *sio_data = dev->platform_data;
1806 struct w83627ehf_data *data;
1807 struct resource *res;
1808 u8 fan3pin, fan4pin, fan4min, fan5pin, en_vrm10;
1809 int i, err = 0;
1810
1811 res = platform_get_resource(pdev, IORESOURCE_IO, 0);
1812 if (!request_region(res->start, IOREGION_LENGTH, DRVNAME)) {
1813 err = -EBUSY;
1814 dev_err(dev, "Failed to request region 0x%lx-0x%lx\n",
1815 (unsigned long)res->start,
1816 (unsigned long)res->start + IOREGION_LENGTH - 1);
1817 goto exit;
1818 }
1819
1820 data = kzalloc(sizeof(struct w83627ehf_data), GFP_KERNEL);
1821 if (!data) {
1822 err = -ENOMEM;
1823 goto exit_release;
1824 }
1825
1826 data->addr = res->start;
1827 mutex_init(&data->lock);
1828 mutex_init(&data->update_lock);
1829 data->name = w83627ehf_device_names[sio_data->kind];
1830 platform_set_drvdata(pdev, data);
1831
1832 /* 627EHG and 627EHF have 10 voltage inputs; 627DHG and 667HG have 9 */
1833 data->in_num = (sio_data->kind == w83627ehf) ? 10 : 9;
1834 /* 667HG, NCT6775F, and NCT6776F have 3 pwms */
1835 data->pwm_num = (sio_data->kind == w83667hg
1836 || sio_data->kind == w83667hg_b
1837 || sio_data->kind == nct6775
1838 || sio_data->kind == nct6776) ? 3 : 4;
1839
1840 data->have_temp = 0x07;
1841 /* Check temp3 configuration bit for 667HG */
1842 if (sio_data->kind == w83667hg) {
1843 u8 reg;
1844
1845 reg = w83627ehf_read_value(data, W83627EHF_REG_TEMP_CONFIG[2]);
1846 if (reg & 0x01)
1847 data->have_temp &= ~(1 << 2);
1848 else
1849 data->in6_skip = 1; /* either temp3 or in6 */
1850 }
1851
1852 /* Deal with temperature register setup first. */
1853 if (sio_data->kind == nct6775 || sio_data->kind == nct6776) {
1854 int mask = 0;
1855
1856 /*
1857 * Display temperature sensor output only if it monitors
1858 * a source other than one already reported. Always display
1859 * first three temperature registers, though.
1860 */
1861 for (i = 0; i < NUM_REG_TEMP; i++) {
1862 u8 src;
1863
1864 data->reg_temp[i] = NCT6775_REG_TEMP[i];
1865 data->reg_temp_over[i] = NCT6775_REG_TEMP_OVER[i];
1866 data->reg_temp_hyst[i] = NCT6775_REG_TEMP_HYST[i];
1867 data->reg_temp_config[i] = NCT6775_REG_TEMP_CONFIG[i];
1868
1869 src = w83627ehf_read_value(data,
1870 NCT6775_REG_TEMP_SOURCE[i]);
1871 src &= 0x1f;
1872 if (src && !(mask & (1 << src))) {
1873 data->have_temp |= 1 << i;
1874 mask |= 1 << src;
1875 }
1876
1877 data->temp_src[i] = src;
1878
1879 /*
1880 * Now do some register swapping if index 0..2 don't
1881 * point to SYSTIN(1), CPUIN(2), and AUXIN(3).
1882 * Idea is to have the first three attributes
1883 * report SYSTIN, CPUIN, and AUXIN if possible
1884 * without overriding the basic system configuration.
1885 */
1886 if (i > 0 && data->temp_src[0] != 1
1887 && data->temp_src[i] == 1)
1888 w82627ehf_swap_tempreg(data, 0, i);
1889 if (i > 1 && data->temp_src[1] != 2
1890 && data->temp_src[i] == 2)
1891 w82627ehf_swap_tempreg(data, 1, i);
1892 if (i > 2 && data->temp_src[2] != 3
1893 && data->temp_src[i] == 3)
1894 w82627ehf_swap_tempreg(data, 2, i);
1895 }
1896 if (sio_data->kind == nct6776) {
1897 /*
1898 * On NCT6776, AUXTIN and VIN3 pins are shared.
1899 * Only way to detect it is to check if AUXTIN is used
1900 * as a temperature source, and if that source is
1901 * enabled.
1902 *
1903 * If that is the case, disable in6, which reports VIN3.
1904 * Otherwise disable temp3.
1905 */
1906 if (data->temp_src[2] == 3) {
1907 u8 reg;
1908
1909 if (data->reg_temp_config[2])
1910 reg = w83627ehf_read_value(data,
1911 data->reg_temp_config[2]);
1912 else
1913 reg = 0; /* Assume AUXTIN is used */
1914
1915 if (reg & 0x01)
1916 data->have_temp &= ~(1 << 2);
1917 else
1918 data->in6_skip = 1;
1919 }
1920 data->temp_label = nct6776_temp_label;
1921 } else {
1922 data->temp_label = nct6775_temp_label;
1923 }
1924 } else if (sio_data->kind == w83667hg_b) {
1925 u8 reg;
1926
1927 /*
1928 * Temperature sources are selected with bank 0, registers 0x49
1929 * and 0x4a.
1930 */
1931 for (i = 0; i < ARRAY_SIZE(W83627EHF_REG_TEMP); i++) {
1932 data->reg_temp[i] = W83627EHF_REG_TEMP[i];
1933 data->reg_temp_over[i] = W83627EHF_REG_TEMP_OVER[i];
1934 data->reg_temp_hyst[i] = W83627EHF_REG_TEMP_HYST[i];
1935 data->reg_temp_config[i] = W83627EHF_REG_TEMP_CONFIG[i];
1936 }
1937 reg = w83627ehf_read_value(data, 0x4a);
1938 data->temp_src[0] = reg >> 5;
1939 reg = w83627ehf_read_value(data, 0x49);
1940 data->temp_src[1] = reg & 0x07;
1941 data->temp_src[2] = (reg >> 4) & 0x07;
1942
1943 /*
1944 * W83667HG-B has another temperature register at 0x7e.
1945 * The temperature source is selected with register 0x7d.
1946 * Support it if the source differs from already reported
1947 * sources.
1948 */
1949 reg = w83627ehf_read_value(data, 0x7d);
1950 reg &= 0x07;
1951 if (reg != data->temp_src[0] && reg != data->temp_src[1]
1952 && reg != data->temp_src[2]) {
1953 data->temp_src[3] = reg;
1954 data->have_temp |= 1 << 3;
1955 }
1956
1957 /*
1958 * Chip supports either AUXTIN or VIN3. Try to find out which
1959 * one.
1960 */
1961 reg = w83627ehf_read_value(data, W83627EHF_REG_TEMP_CONFIG[2]);
1962 if (data->temp_src[2] == 2 && (reg & 0x01))
1963 data->have_temp &= ~(1 << 2);
1964
1965 if ((data->temp_src[2] == 2 && (data->have_temp & (1 << 2)))
1966 || (data->temp_src[3] == 2 && (data->have_temp & (1 << 3))))
1967 data->in6_skip = 1;
1968
1969 data->temp_label = w83667hg_b_temp_label;
1970 } else {
1971 /* Temperature sources are fixed */
1972 for (i = 0; i < 3; i++) {
1973 data->reg_temp[i] = W83627EHF_REG_TEMP[i];
1974 data->reg_temp_over[i] = W83627EHF_REG_TEMP_OVER[i];
1975 data->reg_temp_hyst[i] = W83627EHF_REG_TEMP_HYST[i];
1976 data->reg_temp_config[i] = W83627EHF_REG_TEMP_CONFIG[i];
1977 }
1978 }
1979
1980 if (sio_data->kind == nct6775) {
1981 data->has_fan_div = true;
1982 data->fan_from_reg = fan_from_reg16;
1983 data->fan_from_reg_min = fan_from_reg8;
1984 data->REG_PWM = NCT6775_REG_PWM;
1985 data->REG_TARGET = NCT6775_REG_TARGET;
1986 data->REG_FAN = NCT6775_REG_FAN;
1987 data->REG_FAN_MIN = W83627EHF_REG_FAN_MIN;
1988 data->REG_FAN_START_OUTPUT = NCT6775_REG_FAN_START_OUTPUT;
1989 data->REG_FAN_STOP_OUTPUT = NCT6775_REG_FAN_STOP_OUTPUT;
1990 data->REG_FAN_STOP_TIME = NCT6775_REG_FAN_STOP_TIME;
1991 data->REG_FAN_MAX_OUTPUT = NCT6775_REG_FAN_MAX_OUTPUT;
1992 data->REG_FAN_STEP_OUTPUT = NCT6775_REG_FAN_STEP_OUTPUT;
1993 } else if (sio_data->kind == nct6776) {
1994 data->has_fan_div = false;
1995 data->fan_from_reg = fan_from_reg13;
1996 data->fan_from_reg_min = fan_from_reg13;
1997 data->REG_PWM = NCT6775_REG_PWM;
1998 data->REG_TARGET = NCT6775_REG_TARGET;
1999 data->REG_FAN = NCT6775_REG_FAN;
2000 data->REG_FAN_MIN = NCT6776_REG_FAN_MIN;
2001 data->REG_FAN_START_OUTPUT = NCT6775_REG_FAN_START_OUTPUT;
2002 data->REG_FAN_STOP_OUTPUT = NCT6775_REG_FAN_STOP_OUTPUT;
2003 data->REG_FAN_STOP_TIME = NCT6775_REG_FAN_STOP_TIME;
2004 } else if (sio_data->kind == w83667hg_b) {
2005 data->has_fan_div = true;
2006 data->fan_from_reg = fan_from_reg8;
2007 data->fan_from_reg_min = fan_from_reg8;
2008 data->REG_PWM = W83627EHF_REG_PWM;
2009 data->REG_TARGET = W83627EHF_REG_TARGET;
2010 data->REG_FAN = W83627EHF_REG_FAN;
2011 data->REG_FAN_MIN = W83627EHF_REG_FAN_MIN;
2012 data->REG_FAN_START_OUTPUT = W83627EHF_REG_FAN_START_OUTPUT;
2013 data->REG_FAN_STOP_OUTPUT = W83627EHF_REG_FAN_STOP_OUTPUT;
2014 data->REG_FAN_STOP_TIME = W83627EHF_REG_FAN_STOP_TIME;
2015 data->REG_FAN_MAX_OUTPUT =
2016 W83627EHF_REG_FAN_MAX_OUTPUT_W83667_B;
2017 data->REG_FAN_STEP_OUTPUT =
2018 W83627EHF_REG_FAN_STEP_OUTPUT_W83667_B;
2019 } else {
2020 data->has_fan_div = true;
2021 data->fan_from_reg = fan_from_reg8;
2022 data->fan_from_reg_min = fan_from_reg8;
2023 data->REG_PWM = W83627EHF_REG_PWM;
2024 data->REG_TARGET = W83627EHF_REG_TARGET;
2025 data->REG_FAN = W83627EHF_REG_FAN;
2026 data->REG_FAN_MIN = W83627EHF_REG_FAN_MIN;
2027 data->REG_FAN_START_OUTPUT = W83627EHF_REG_FAN_START_OUTPUT;
2028 data->REG_FAN_STOP_OUTPUT = W83627EHF_REG_FAN_STOP_OUTPUT;
2029 data->REG_FAN_STOP_TIME = W83627EHF_REG_FAN_STOP_TIME;
2030 data->REG_FAN_MAX_OUTPUT =
2031 W83627EHF_REG_FAN_MAX_OUTPUT_COMMON;
2032 data->REG_FAN_STEP_OUTPUT =
2033 W83627EHF_REG_FAN_STEP_OUTPUT_COMMON;
2034 }
2035
2036 /* Initialize the chip */
2037 w83627ehf_init_device(data, sio_data->kind);
2038
2039 data->vrm = vid_which_vrm();
2040 superio_enter(sio_data->sioreg);
2041 /* Read VID value */
2042 if (sio_data->kind == w83667hg || sio_data->kind == w83667hg_b ||
2043 sio_data->kind == nct6775 || sio_data->kind == nct6776) {
2044 /* W83667HG has different pins for VID input and output, so
2045 we can get the VID input values directly at logical device D
2046 0xe3. */
2047 superio_select(sio_data->sioreg, W83667HG_LD_VID);
2048 data->vid = superio_inb(sio_data->sioreg, 0xe3);
2049 err = device_create_file(dev, &dev_attr_cpu0_vid);
2050 if (err)
2051 goto exit_release;
2052 } else {
2053 superio_select(sio_data->sioreg, W83627EHF_LD_HWM);
2054 if (superio_inb(sio_data->sioreg, SIO_REG_VID_CTRL) & 0x80) {
2055 /* Set VID input sensibility if needed. In theory the
2056 BIOS should have set it, but in practice it's not
2057 always the case. We only do it for the W83627EHF/EHG
2058 because the W83627DHG is more complex in this
2059 respect. */
2060 if (sio_data->kind == w83627ehf) {
2061 en_vrm10 = superio_inb(sio_data->sioreg,
2062 SIO_REG_EN_VRM10);
2063 if ((en_vrm10 & 0x08) && data->vrm == 90) {
2064 dev_warn(dev, "Setting VID input "
2065 "voltage to TTL\n");
2066 superio_outb(sio_data->sioreg,
2067 SIO_REG_EN_VRM10,
2068 en_vrm10 & ~0x08);
2069 } else if (!(en_vrm10 & 0x08)
2070 && data->vrm == 100) {
2071 dev_warn(dev, "Setting VID input "
2072 "voltage to VRM10\n");
2073 superio_outb(sio_data->sioreg,
2074 SIO_REG_EN_VRM10,
2075 en_vrm10 | 0x08);
2076 }
2077 }
2078
2079 data->vid = superio_inb(sio_data->sioreg,
2080 SIO_REG_VID_DATA);
2081 if (sio_data->kind == w83627ehf) /* 6 VID pins only */
2082 data->vid &= 0x3f;
2083
2084 err = device_create_file(dev, &dev_attr_cpu0_vid);
2085 if (err)
2086 goto exit_release;
2087 } else {
2088 dev_info(dev, "VID pins in output mode, CPU VID not "
2089 "available\n");
2090 }
2091 }
2092
2093 /* fan4 and fan5 share some pins with the GPIO and serial flash */
2094 if (sio_data->kind == nct6775) {
2095 /* On NCT6775, fan4 shares pins with the fdc interface */
2096 fan3pin = 1;
2097 fan4pin = !(superio_inb(sio_data->sioreg, 0x2A) & 0x80);
2098 fan4min = 0;
2099 fan5pin = 0;
2100 } else if (sio_data->kind == nct6776) {
2101 fan3pin = !(superio_inb(sio_data->sioreg, 0x24) & 0x40);
2102 fan4pin = !!(superio_inb(sio_data->sioreg, 0x1C) & 0x01);
2103 fan5pin = !!(superio_inb(sio_data->sioreg, 0x1C) & 0x02);
2104 fan4min = fan4pin;
2105 } else if (sio_data->kind == w83667hg || sio_data->kind == w83667hg_b) {
2106 fan3pin = 1;
2107 fan4pin = superio_inb(sio_data->sioreg, 0x27) & 0x40;
2108 fan5pin = superio_inb(sio_data->sioreg, 0x27) & 0x20;
2109 fan4min = fan4pin;
2110 } else {
2111 fan3pin = 1;
2112 fan4pin = !(superio_inb(sio_data->sioreg, 0x29) & 0x06);
2113 fan5pin = !(superio_inb(sio_data->sioreg, 0x24) & 0x02);
2114 fan4min = fan4pin;
2115 }
2116
2117 if (fan_debounce &&
2118 (sio_data->kind == nct6775 || sio_data->kind == nct6776)) {
2119 u8 tmp;
2120
2121 superio_select(sio_data->sioreg, W83627EHF_LD_HWM);
2122 tmp = superio_inb(sio_data->sioreg, NCT6775_REG_FAN_DEBOUNCE);
2123 if (sio_data->kind == nct6776)
2124 superio_outb(sio_data->sioreg, NCT6775_REG_FAN_DEBOUNCE,
2125 0x3e | tmp);
2126 else
2127 superio_outb(sio_data->sioreg, NCT6775_REG_FAN_DEBOUNCE,
2128 0x1e | tmp);
2129 pr_info("Enabled fan debounce for chip %s\n", data->name);
2130 }
2131
2132 superio_exit(sio_data->sioreg);
2133
2134 /* It looks like fan4 and fan5 pins can be alternatively used
2135 as fan on/off switches, but fan5 control is write only :/
2136 We assume that if the serial interface is disabled, designers
2137 connected fan5 as input unless they are emitting log 1, which
2138 is not the default. */
2139
2140 data->has_fan = data->has_fan_min = 0x03; /* fan1 and fan2 */
2141
2142 data->has_fan |= (fan3pin << 2);
2143 data->has_fan_min |= (fan3pin << 2);
2144
2145 /*
2146 * NCT6775F and NCT6776F don't have the W83627EHF_REG_FANDIV1 register
2147 */
2148 if (sio_data->kind == nct6775 || sio_data->kind == nct6776) {
2149 data->has_fan |= (fan4pin << 3) | (fan5pin << 4);
2150 data->has_fan_min |= (fan4min << 3) | (fan5pin << 4);
2151 } else {
2152 i = w83627ehf_read_value(data, W83627EHF_REG_FANDIV1);
2153 if ((i & (1 << 2)) && fan4pin) {
2154 data->has_fan |= (1 << 3);
2155 data->has_fan_min |= (1 << 3);
2156 }
2157 if (!(i & (1 << 1)) && fan5pin) {
2158 data->has_fan |= (1 << 4);
2159 data->has_fan_min |= (1 << 4);
2160 }
2161 }
2162
2163 /* Read fan clock dividers immediately */
2164 w83627ehf_update_fan_div_common(dev, data);
2165
2166 /* Read pwm data to save original values */
2167 w83627ehf_update_pwm_common(dev, data);
2168 for (i = 0; i < data->pwm_num; i++)
2169 data->pwm_enable_orig[i] = data->pwm_enable[i];
2170
2171 /* Read pwm data to save original values */
2172 w83627ehf_update_pwm_common(dev, data);
2173 for (i = 0; i < data->pwm_num; i++)
2174 data->pwm_enable_orig[i] = data->pwm_enable[i];
2175
2176 /* Register sysfs hooks */
2177 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays); i++) {
2178 err = device_create_file(dev, &sda_sf3_arrays[i].dev_attr);
2179 if (err)
2180 goto exit_remove;
2181 }
2182
2183 for (i = 0; i < ARRAY_SIZE(sda_sf3_max_step_arrays); i++) {
2184 struct sensor_device_attribute *attr =
2185 &sda_sf3_max_step_arrays[i];
2186 if (data->REG_FAN_STEP_OUTPUT &&
2187 data->REG_FAN_STEP_OUTPUT[attr->index] != 0xff) {
2188 err = device_create_file(dev, &attr->dev_attr);
2189 if (err)
2190 goto exit_remove;
2191 }
2192 }
2193 /* if fan4 is enabled create the sf3 files for it */
2194 if ((data->has_fan & (1 << 3)) && data->pwm_num >= 4)
2195 for (i = 0; i < ARRAY_SIZE(sda_sf3_arrays_fan4); i++) {
2196 err = device_create_file(dev,
2197 &sda_sf3_arrays_fan4[i].dev_attr);
2198 if (err)
2199 goto exit_remove;
2200 }
2201
2202 for (i = 0; i < data->in_num; i++) {
2203 if ((i == 6) && data->in6_skip)
2204 continue;
2205 if ((err = device_create_file(dev, &sda_in_input[i].dev_attr))
2206 || (err = device_create_file(dev,
2207 &sda_in_alarm[i].dev_attr))
2208 || (err = device_create_file(dev,
2209 &sda_in_min[i].dev_attr))
2210 || (err = device_create_file(dev,
2211 &sda_in_max[i].dev_attr)))
2212 goto exit_remove;
2213 }
2214
2215 for (i = 0; i < 5; i++) {
2216 if (data->has_fan & (1 << i)) {
2217 if ((err = device_create_file(dev,
2218 &sda_fan_input[i].dev_attr))
2219 || (err = device_create_file(dev,
2220 &sda_fan_alarm[i].dev_attr)))
2221 goto exit_remove;
2222 if (sio_data->kind != nct6776) {
2223 err = device_create_file(dev,
2224 &sda_fan_div[i].dev_attr);
2225 if (err)
2226 goto exit_remove;
2227 }
2228 if (data->has_fan_min & (1 << i)) {
2229 err = device_create_file(dev,
2230 &sda_fan_min[i].dev_attr);
2231 if (err)
2232 goto exit_remove;
2233 }
2234 if (i < data->pwm_num &&
2235 ((err = device_create_file(dev,
2236 &sda_pwm[i].dev_attr))
2237 || (err = device_create_file(dev,
2238 &sda_pwm_mode[i].dev_attr))
2239 || (err = device_create_file(dev,
2240 &sda_pwm_enable[i].dev_attr))
2241 || (err = device_create_file(dev,
2242 &sda_target_temp[i].dev_attr))
2243 || (err = device_create_file(dev,
2244 &sda_tolerance[i].dev_attr))))
2245 goto exit_remove;
2246 }
2247 }
2248
2249 for (i = 0; i < NUM_REG_TEMP; i++) {
2250 if (!(data->have_temp & (1 << i)))
2251 continue;
2252 err = device_create_file(dev, &sda_temp_input[i].dev_attr);
2253 if (err)
2254 goto exit_remove;
2255 if (data->temp_label) {
2256 err = device_create_file(dev,
2257 &sda_temp_label[i].dev_attr);
2258 if (err)
2259 goto exit_remove;
2260 }
2261 if (data->reg_temp_over[i]) {
2262 err = device_create_file(dev,
2263 &sda_temp_max[i].dev_attr);
2264 if (err)
2265 goto exit_remove;
2266 }
2267 if (data->reg_temp_hyst[i]) {
2268 err = device_create_file(dev,
2269 &sda_temp_max_hyst[i].dev_attr);
2270 if (err)
2271 goto exit_remove;
2272 }
2273 if (i > 2)
2274 continue;
2275 if ((err = device_create_file(dev,
2276 &sda_temp_alarm[i].dev_attr))
2277 || (err = device_create_file(dev,
2278 &sda_temp_type[i].dev_attr)))
2279 goto exit_remove;
2280 }
2281
2282 err = device_create_file(dev, &dev_attr_name);
2283 if (err)
2284 goto exit_remove;
2285
2286 data->hwmon_dev = hwmon_device_register(dev);
2287 if (IS_ERR(data->hwmon_dev)) {
2288 err = PTR_ERR(data->hwmon_dev);
2289 goto exit_remove;
2290 }
2291
2292 return 0;
2293
2294 exit_remove:
2295 w83627ehf_device_remove_files(dev);
2296 kfree(data);
2297 platform_set_drvdata(pdev, NULL);
2298 exit_release:
2299 release_region(res->start, IOREGION_LENGTH);
2300 exit:
2301 return err;
2302 }
2303
2304 static int __devexit w83627ehf_remove(struct platform_device *pdev)
2305 {
2306 struct w83627ehf_data *data = platform_get_drvdata(pdev);
2307
2308 hwmon_device_unregister(data->hwmon_dev);
2309 w83627ehf_device_remove_files(&pdev->dev);
2310 release_region(data->addr, IOREGION_LENGTH);
2311 platform_set_drvdata(pdev, NULL);
2312 kfree(data);
2313
2314 return 0;
2315 }
2316
2317 static struct platform_driver w83627ehf_driver = {
2318 .driver = {
2319 .owner = THIS_MODULE,
2320 .name = DRVNAME,
2321 },
2322 .probe = w83627ehf_probe,
2323 .remove = __devexit_p(w83627ehf_remove),
2324 };
2325
2326 /* w83627ehf_find() looks for a '627 in the Super-I/O config space */
2327 static int __init w83627ehf_find(int sioaddr, unsigned short *addr,
2328 struct w83627ehf_sio_data *sio_data)
2329 {
2330 static const char __initdata sio_name_W83627EHF[] = "W83627EHF";
2331 static const char __initdata sio_name_W83627EHG[] = "W83627EHG";
2332 static const char __initdata sio_name_W83627DHG[] = "W83627DHG";
2333 static const char __initdata sio_name_W83627DHG_P[] = "W83627DHG-P";
2334 static const char __initdata sio_name_W83667HG[] = "W83667HG";
2335 static const char __initdata sio_name_W83667HG_B[] = "W83667HG-B";
2336 static const char __initdata sio_name_NCT6775[] = "NCT6775F";
2337 static const char __initdata sio_name_NCT6776[] = "NCT6776F";
2338
2339 u16 val;
2340 const char *sio_name;
2341
2342 superio_enter(sioaddr);
2343
2344 if (force_id)
2345 val = force_id;
2346 else
2347 val = (superio_inb(sioaddr, SIO_REG_DEVID) << 8)
2348 | superio_inb(sioaddr, SIO_REG_DEVID + 1);
2349 switch (val & SIO_ID_MASK) {
2350 case SIO_W83627EHF_ID:
2351 sio_data->kind = w83627ehf;
2352 sio_name = sio_name_W83627EHF;
2353 break;
2354 case SIO_W83627EHG_ID:
2355 sio_data->kind = w83627ehf;
2356 sio_name = sio_name_W83627EHG;
2357 break;
2358 case SIO_W83627DHG_ID:
2359 sio_data->kind = w83627dhg;
2360 sio_name = sio_name_W83627DHG;
2361 break;
2362 case SIO_W83627DHG_P_ID:
2363 sio_data->kind = w83627dhg_p;
2364 sio_name = sio_name_W83627DHG_P;
2365 break;
2366 case SIO_W83667HG_ID:
2367 sio_data->kind = w83667hg;
2368 sio_name = sio_name_W83667HG;
2369 break;
2370 case SIO_W83667HG_B_ID:
2371 sio_data->kind = w83667hg_b;
2372 sio_name = sio_name_W83667HG_B;
2373 break;
2374 case SIO_NCT6775_ID:
2375 sio_data->kind = nct6775;
2376 sio_name = sio_name_NCT6775;
2377 break;
2378 case SIO_NCT6776_ID:
2379 sio_data->kind = nct6776;
2380 sio_name = sio_name_NCT6776;
2381 break;
2382 default:
2383 if (val != 0xffff)
2384 pr_debug("unsupported chip ID: 0x%04x\n", val);
2385 superio_exit(sioaddr);
2386 return -ENODEV;
2387 }
2388
2389 /* We have a known chip, find the HWM I/O address */
2390 superio_select(sioaddr, W83627EHF_LD_HWM);
2391 val = (superio_inb(sioaddr, SIO_REG_ADDR) << 8)
2392 | superio_inb(sioaddr, SIO_REG_ADDR + 1);
2393 *addr = val & IOREGION_ALIGNMENT;
2394 if (*addr == 0) {
2395 pr_err("Refusing to enable a Super-I/O device with a base I/O port 0\n");
2396 superio_exit(sioaddr);
2397 return -ENODEV;
2398 }
2399
2400 /* Activate logical device if needed */
2401 val = superio_inb(sioaddr, SIO_REG_ENABLE);
2402 if (!(val & 0x01)) {
2403 pr_warn("Forcibly enabling Super-I/O. "
2404 "Sensor is probably unusable.\n");
2405 superio_outb(sioaddr, SIO_REG_ENABLE, val | 0x01);
2406 }
2407
2408 superio_exit(sioaddr);
2409 pr_info("Found %s chip at %#x\n", sio_name, *addr);
2410 sio_data->sioreg = sioaddr;
2411
2412 return 0;
2413 }
2414
2415 /* when Super-I/O functions move to a separate file, the Super-I/O
2416 * bus will manage the lifetime of the device and this module will only keep
2417 * track of the w83627ehf driver. But since we platform_device_alloc(), we
2418 * must keep track of the device */
2419 static struct platform_device *pdev;
2420
2421 static int __init sensors_w83627ehf_init(void)
2422 {
2423 int err;
2424 unsigned short address;
2425 struct resource res;
2426 struct w83627ehf_sio_data sio_data;
2427
2428 /* initialize sio_data->kind and sio_data->sioreg.
2429 *
2430 * when Super-I/O functions move to a separate file, the Super-I/O
2431 * driver will probe 0x2e and 0x4e and auto-detect the presence of a
2432 * w83627ehf hardware monitor, and call probe() */
2433 if (w83627ehf_find(0x2e, &address, &sio_data) &&
2434 w83627ehf_find(0x4e, &address, &sio_data))
2435 return -ENODEV;
2436
2437 err = platform_driver_register(&w83627ehf_driver);
2438 if (err)
2439 goto exit;
2440
2441 pdev = platform_device_alloc(DRVNAME, address);
2442 if (!pdev) {
2443 err = -ENOMEM;
2444 pr_err("Device allocation failed\n");
2445 goto exit_unregister;
2446 }
2447
2448 err = platform_device_add_data(pdev, &sio_data,
2449 sizeof(struct w83627ehf_sio_data));
2450 if (err) {
2451 pr_err("Platform data allocation failed\n");
2452 goto exit_device_put;
2453 }
2454
2455 memset(&res, 0, sizeof(res));
2456 res.name = DRVNAME;
2457 res.start = address + IOREGION_OFFSET;
2458 res.end = address + IOREGION_OFFSET + IOREGION_LENGTH - 1;
2459 res.flags = IORESOURCE_IO;
2460
2461 err = acpi_check_resource_conflict(&res);
2462 if (err)
2463 goto exit_device_put;
2464
2465 err = platform_device_add_resources(pdev, &res, 1);
2466 if (err) {
2467 pr_err("Device resource addition failed (%d)\n", err);
2468 goto exit_device_put;
2469 }
2470
2471 /* platform_device_add calls probe() */
2472 err = platform_device_add(pdev);
2473 if (err) {
2474 pr_err("Device addition failed (%d)\n", err);
2475 goto exit_device_put;
2476 }
2477
2478 return 0;
2479
2480 exit_device_put:
2481 platform_device_put(pdev);
2482 exit_unregister:
2483 platform_driver_unregister(&w83627ehf_driver);
2484 exit:
2485 return err;
2486 }
2487
2488 static void __exit sensors_w83627ehf_exit(void)
2489 {
2490 platform_device_unregister(pdev);
2491 platform_driver_unregister(&w83627ehf_driver);
2492 }
2493
2494 MODULE_AUTHOR("Jean Delvare <khali@linux-fr.org>");
2495 MODULE_DESCRIPTION("W83627EHF driver");
2496 MODULE_LICENSE("GPL");
2497
2498 module_init(sensors_w83627ehf_init);
2499 module_exit(sensors_w83627ehf_exit);
Linux 2.6 ibm-acpi/thinkpad-acpi driver git tree