2 # ##############################################################################
3 # Created by Base System Builder Wizard for Xilinx EDK 13.2 Build EDK_O.61xd
4 # Mon Jan 9 16:09:41 2012
5 # Target Board: xilinx.com ml605 Rev D
10 # ##############################################################################
11 PARAMETER VERSION = 2.1.0
14 PORT ddr_memory_we_n = ddr_memory_we_n, DIR = O
15 PORT ddr_memory_ras_n = ddr_memory_ras_n, DIR = O
16 PORT ddr_memory_odt = ddr_memory_odt, DIR = O
17 PORT ddr_memory_dqs_n = ddr_memory_dqs_n, DIR = IO, VEC = [0:0]
18 PORT ddr_memory_dqs = ddr_memory_dqs, DIR = IO, VEC = [0:0]
19 PORT ddr_memory_dq = ddr_memory_dq, DIR = IO, VEC = [7:0]
20 PORT ddr_memory_dm = ddr_memory_dm, DIR = O, VEC = [0:0]
21 PORT ddr_memory_ddr3_rst = ddr_memory_ddr3_rst, DIR = O
22 PORT ddr_memory_cs_n = ddr_memory_cs_n, DIR = O
23 PORT ddr_memory_clk_n = ddr_memory_clk_n, DIR = O
24 PORT ddr_memory_clk = ddr_memory_clk, DIR = O
25 PORT ddr_memory_cke = ddr_memory_cke, DIR = O
26 PORT ddr_memory_cas_n = ddr_memory_cas_n, DIR = O
27 PORT ddr_memory_ba = ddr_memory_ba, DIR = O, VEC = [2:0]
28 PORT ddr_memory_addr = ddr_memory_addr, DIR = O, VEC = [12:0]
29 PORT SysACE_WEN = SysACE_WEN, DIR = O
30 PORT SysACE_OEN = SysACE_OEN, DIR = O
31 PORT SysACE_MPIRQ = SysACE_MPIRQ, DIR = I
32 PORT SysACE_MPD = SysACE_MPD, DIR = IO, VEC = [7:0]
33 PORT SysACE_MPA = SysACE_MPA, DIR = O, VEC = [6:0]
34 PORT SysACE_CLK = SysACE_CLK, DIR = I
35 PORT SysACE_CEN = SysACE_CEN, DIR = O
36 PORT RS232_Uart_1_sout = RS232_Uart_1_sout, DIR = O
37 PORT RS232_Uart_1_sin = RS232_Uart_1_sin, DIR = I
38 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
39 PORT Push_Buttons_5Bits_TRI_I = Push_Buttons_5Bits_TRI_I, DIR = I, VEC = [0:4]
40 PORT Linear_Flash_we_n = Linear_Flash_we_n, DIR = O
41 PORT Linear_Flash_oe_n = Linear_Flash_oe_n, DIR = O
42 PORT Linear_Flash_data = Linear_Flash_data, DIR = IO, VEC = [0:15]
43 PORT Linear_Flash_ce_n = Linear_Flash_ce_n, DIR = O
44 PORT Linear_Flash_address = Linear_Flash_address, DIR = O, VEC = [0:23]
45 PORT LEDs_Positions_TRI_O = LEDs_Positions_TRI_O, DIR = O, VEC = [0:4]
46 PORT LEDs_8Bits_TRI_O = LEDs_8Bits_TRI_O, DIR = O, VEC = [0:7]
47 PORT IIC_SFP_SDA = IIC_SFP_SDA, DIR = IO
48 PORT IIC_SFP_SCL = IIC_SFP_SCL, DIR = IO
49 PORT IIC_FMC_SDA = IIC_FMC_SDA, DIR = IO
50 PORT IIC_FMC_SCL = IIC_FMC_SCL, DIR = IO
51 PORT IIC_EEPROM_SDA = IIC_EEPROM_SDA, DIR = IO
52 PORT IIC_EEPROM_SCL = IIC_EEPROM_SCL, DIR = IO
53 PORT IIC_DVI_SDA = IIC_DVI_SDA, DIR = IO
54 PORT IIC_DVI_SCL = IIC_DVI_SCL, DIR = IO
55 PORT DIP_Switches_8Bits_TRI_I = DIP_Switches_8Bits_TRI_I, DIR = I, VEC = [0:7]
56 PORT CLK_P = CLK, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 200000000
57 PORT CLK_N = CLK, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 200000000
58 PORT ETHERNET_MDIO = ETHERNET_MDIO, DIR = IO
59 PORT ETHERNET_MDC = ETHERNET_MDC, DIR = O
60 PORT ETHERNET_TX_ER = ETHERNET_TX_ER, DIR = O
61 PORT ETHERNET_TXD = ETHERNET_TXD, DIR = O, VEC = [7:0]
62 PORT ETHERNET_TX_EN = ETHERNET_TX_EN, DIR = O
63 PORT ETHERNET_MII_TX_CLK = ETHERNET_MII_TX_CLK, DIR = I
64 PORT ETHERNET_TX_CLK = ETHERNET_TX_CLK, DIR = O
65 PORT ETHERNET_RXD = ETHERNET_RXD, DIR = I, VEC = [7:0]
66 PORT ETHERNET_RX_ER = ETHERNET_RX_ER, DIR = I
67 PORT ETHERNET_RX_CLK = ETHERNET_RX_CLK, DIR = I
68 PORT ETHERNET_RX_DV = ETHERNET_RX_DV, DIR = I
69 PORT ETHERNET_PHY_RST_N = ETHERNET_PHY_RST_N, DIR = O
73 PARAMETER INSTANCE = proc_sys_reset_0
74 PARAMETER HW_VER = 3.00.a
75 PARAMETER C_EXT_RESET_HIGH = 1
76 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
77 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
78 PORT MB_Reset = proc_sys_reset_0_MB_Reset
79 PORT Slowest_sync_clk = clk_100_0000MHzMMCM0
80 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
81 PORT Ext_Reset_In = RESET
82 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
86 PARAMETER INSTANCE = microblaze_0_intc
87 PARAMETER HW_VER = 1.01.a
88 PARAMETER C_BASEADDR = 0x41200000
89 PARAMETER C_HIGHADDR = 0x4120ffff
90 BUS_INTERFACE S_AXI = axi4lite_0
91 PORT IRQ = microblaze_0_interrupt
92 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
93 PORT INTR = RS232_Uart_1_Interrupt & IIC_EEPROM_IIC2INTC_Irpt & IIC_DVI_IIC2INTC_Irpt & IIC_FMC_IIC2INTC_Irpt & IIC_SFP_IIC2INTC_Irpt & SysACE_CompactFlash_SysACE_IRQ & axi_timer_0_Interrupt & axi_ethernet_0_INTERRUPT & ETHERNET_dma_mm2s_introut & ETHERNET_dma_s2mm_introut
97 PARAMETER INSTANCE = microblaze_0_ilmb
98 PARAMETER HW_VER = 2.00.b
99 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
100 PORT LMB_CLK = clk_100_0000MHzMMCM0
103 BEGIN lmb_bram_if_cntlr
104 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
105 PARAMETER HW_VER = 3.00.b
106 PARAMETER C_BASEADDR = 0x00000000
107 PARAMETER C_HIGHADDR = 0x00001fff
108 BUS_INTERFACE SLMB = microblaze_0_ilmb
109 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
113 PARAMETER INSTANCE = microblaze_0_dlmb
114 PARAMETER HW_VER = 2.00.b
115 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
116 PORT LMB_CLK = clk_100_0000MHzMMCM0
119 BEGIN lmb_bram_if_cntlr
120 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
121 PARAMETER HW_VER = 3.00.b
122 PARAMETER C_BASEADDR = 0x00000000
123 PARAMETER C_HIGHADDR = 0x00001fff
124 BUS_INTERFACE SLMB = microblaze_0_dlmb
125 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
129 PARAMETER INSTANCE = microblaze_0_bram_block
130 PARAMETER HW_VER = 1.00.a
131 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
132 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
136 PARAMETER INSTANCE = microblaze_0
137 PARAMETER HW_VER = 8.20.a
138 PARAMETER C_INTERCONNECT = 2
139 PARAMETER C_USE_BARREL = 1
140 PARAMETER C_USE_FPU = 0
141 PARAMETER C_DEBUG_ENABLED = 1
142 PARAMETER C_ICACHE_BASEADDR = 0xc0000000
143 PARAMETER C_ICACHE_HIGHADDR = 0xcfffffff
144 PARAMETER C_USE_ICACHE = 1
145 PARAMETER C_CACHE_BYTE_SIZE = 16384
146 PARAMETER C_ICACHE_ALWAYS_USED = 1
147 PARAMETER C_DCACHE_BASEADDR = 0xc0000000
148 PARAMETER C_DCACHE_HIGHADDR = 0xcfffffff
149 PARAMETER C_USE_DCACHE = 1
150 PARAMETER C_DCACHE_BYTE_SIZE = 16384
151 PARAMETER C_DCACHE_ALWAYS_USED = 1
153 PARAMETER C_USE_MMU = 3
154 PARAMETER C_MMU_ZONES = 2
155 PARAMETER C_ICACHE_LINE_LEN = 8
156 PARAMETER C_ICACHE_STREAMS = 1
157 PARAMETER C_ICACHE_VICTIMS = 8
158 PARAMETER C_DIV_ZERO_EXCEPTION = 1
159 PARAMETER C_M_AXI_I_BUS_EXCEPTION = 1
160 PARAMETER C_M_AXI_D_BUS_EXCEPTION = 1
161 PARAMETER C_ILL_OPCODE_EXCEPTION = 1
162 PARAMETER C_OPCODE_0x0_ILLEGAL = 1
163 PARAMETER C_UNALIGNED_EXCEPTIONS = 1
164 PARAMETER C_USE_HW_MUL = 2
165 PARAMETER C_USE_DIV = 1
166 BUS_INTERFACE M_AXI_DP = axi4lite_0
167 BUS_INTERFACE M_AXI_IP = axi4lite_0
168 BUS_INTERFACE M_AXI_DC = axi4_0
169 BUS_INTERFACE M_AXI_IC = axi4_0
170 BUS_INTERFACE DEBUG = microblaze_0_debug
171 BUS_INTERFACE DLMB = microblaze_0_dlmb
172 BUS_INTERFACE ILMB = microblaze_0_ilmb
173 PORT MB_RESET = proc_sys_reset_0_MB_Reset
174 PORT CLK = clk_100_0000MHzMMCM0
175 PORT INTERRUPT = microblaze_0_interrupt
179 PARAMETER INSTANCE = debug_module
180 PARAMETER HW_VER = 2.00.b
181 PARAMETER C_INTERCONNECT = 2
182 PARAMETER C_USE_UART = 1
183 PARAMETER C_BASEADDR = 0x74800000
184 PARAMETER C_HIGHADDR = 0x7480ffff
185 BUS_INTERFACE S_AXI = axi4lite_0
186 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
187 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
188 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
191 BEGIN clock_generator
192 PARAMETER INSTANCE = clock_generator_0
193 PARAMETER HW_VER = 4.02.a
194 PARAMETER C_CLKIN_FREQ = 200000000
195 PARAMETER C_CLKOUT0_FREQ = 100000000
196 PARAMETER C_CLKOUT0_GROUP = MMCM0
197 PARAMETER C_CLKOUT1_FREQ = 125000000
198 PARAMETER C_CLKOUT1_GROUP = NONE
199 PARAMETER C_CLKOUT2_FREQ = 200000000
200 PARAMETER C_CLKOUT2_GROUP = MMCM0
201 PARAMETER C_CLKOUT3_FREQ = 400000000
202 PARAMETER C_CLKOUT3_GROUP = MMCM0
203 PARAMETER C_CLKOUT4_FREQ = 400000000
204 PARAMETER C_CLKOUT4_GROUP = MMCM0
205 PARAMETER C_CLKOUT4_BUF = FALSE
206 PARAMETER C_CLKOUT4_VARIABLE_PHASE = TRUE
207 PARAMETER C_CLKOUT5_FREQ = 50000000
208 PARAMETER C_CLKOUT5_GROUP = MMCM0
211 PORT CLKOUT0 = clk_100_0000MHzMMCM0
212 PORT CLKOUT2 = clk_200_0000MHzMMCM0
213 PORT CLKOUT3 = clk_400_0000MHzMMCM0
214 PORT CLKOUT4 = clk_400_0000MHzMMCM0_nobuf_varphase
215 PORT CLKOUT5 = clk_50_0000MHzMMCM0
216 PORT CLKOUT1 = clk_125_0000MHz
217 PORT LOCKED = proc_sys_reset_0_Dcm_locked
218 PORT PSCLK = clk_100_0000MHzMMCM0
220 PORT PSINCDEC = psincdec
225 PARAMETER INSTANCE = axi_timer_0
226 PARAMETER HW_VER = 1.02.a
227 PARAMETER C_COUNT_WIDTH = 32
228 PARAMETER C_ONE_TIMER_ONLY = 0
229 PARAMETER C_BASEADDR = 0x41c00000
230 PARAMETER C_HIGHADDR = 0x41c0ffff
231 BUS_INTERFACE S_AXI = axi4lite_0
232 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
233 PORT Interrupt = axi_timer_0_Interrupt
236 BEGIN axi_interconnect
237 PARAMETER INSTANCE = axi4lite_0
238 PARAMETER HW_VER = 1.03.a
239 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
240 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
241 PORT INTERCONNECT_ACLK = clk_100_0000MHzMMCM0
244 BEGIN axi_interconnect
245 PARAMETER INSTANCE = axi4_0
246 PARAMETER HW_VER = 1.03.a
247 PORT interconnect_aclk = clk_100_0000MHzMMCM0
248 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
252 PARAMETER INSTANCE = SysACE_CompactFlash
253 PARAMETER HW_VER = 1.01.a
254 PARAMETER C_MEM_WIDTH = 8
255 PARAMETER C_BASEADDR = 0x41800000
256 PARAMETER C_HIGHADDR = 0x4180ffff
257 BUS_INTERFACE S_AXI = axi4lite_0
258 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
259 PORT SysACE_WEN = SysACE_WEN
260 PORT SysACE_OEN = SysACE_OEN
261 PORT SysACE_MPIRQ = SysACE_MPIRQ
262 PORT SysACE_MPD = SysACE_MPD
263 PORT SysACE_MPA = SysACE_MPA
264 PORT SysACE_CLK = SysACE_CLK
265 PORT SysACE_CEN = SysACE_CEN
266 PORT SysACE_IRQ = SysACE_CompactFlash_SysACE_IRQ
270 PARAMETER INSTANCE = RS232_Uart_1
271 PARAMETER HW_VER = 1.02.a
272 PARAMETER C_BAUDRATE = 9600
273 PARAMETER C_DATA_BITS = 8
274 PARAMETER C_USE_PARITY = 0
275 PARAMETER C_ODD_PARITY = 1
276 PARAMETER C_BASEADDR = 0x40600000
277 PARAMETER C_HIGHADDR = 0x4060ffff
278 BUS_INTERFACE S_AXI = axi4lite_0
279 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
280 PORT TX = RS232_Uart_1_sout
281 PORT RX = RS232_Uart_1_sin
282 PORT Interrupt = RS232_Uart_1_Interrupt
285 BEGIN util_vector_logic
286 PARAMETER INSTANCE = Linear_Flash_invertor
287 PARAMETER HW_VER = 1.00.a
288 PARAMETER C_OPERATION = not
290 PORT Op1 = Linear_Flash_invertor_Op1_Adhoc
291 PORT Res = Linear_Flash_ce_n
295 PARAMETER INSTANCE = Linear_Flash
296 PARAMETER HW_VER = 1.01.a
297 PARAMETER C_NUM_BANKS_MEM = 1
298 PARAMETER C_MEM0_WIDTH = 16
299 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
300 PARAMETER C_MEM0_TYPE = 2
301 PARAMETER C_TCEDV_PS_MEM_0 = 130000
302 PARAMETER C_TAVDV_PS_MEM_0 = 130000
303 PARAMETER C_THZCE_PS_MEM_0 = 35000
304 PARAMETER C_TWC_PS_MEM_0 = 13000
305 PARAMETER C_TWP_PS_MEM_0 = 70000
306 PARAMETER C_TLZWE_PS_MEM_0 = 35000
307 PARAMETER C_MAX_MEM_WIDTH = 16
308 PARAMETER C_S_AXI_MEM0_BASEADDR = 0x76000000
309 PARAMETER C_S_AXI_MEM0_HIGHADDR = 0x77ffffff
310 BUS_INTERFACE S_AXI_MEM = axi4lite_0
311 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
312 PORT RdClk = clk_100_0000MHzMMCM0
313 PORT Mem_WEN = Linear_Flash_we_n
314 PORT Mem_OEN = Linear_Flash_oe_n
315 PORT Mem_CEN = Linear_Flash_invertor_Op1_Adhoc
316 PORT Mem_DQ = Linear_Flash_data
317 PORT Mem_A = 0b0000000 & Linear_Flash_address & 0b0
321 PARAMETER INSTANCE = IIC_SFP
322 PARAMETER HW_VER = 1.01.a
323 PARAMETER C_IIC_FREQ = 100000
324 PARAMETER C_TEN_BIT_ADR = 0
325 PARAMETER C_BASEADDR = 0x40800000
326 PARAMETER C_HIGHADDR = 0x4080ffff
327 BUS_INTERFACE S_AXI = axi4lite_0
328 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
329 PORT Sda = IIC_SFP_SDA
330 PORT Scl = IIC_SFP_SCL
331 PORT IIC2INTC_Irpt = IIC_SFP_IIC2INTC_Irpt
335 PARAMETER INSTANCE = IIC_FMC
336 PARAMETER HW_VER = 1.01.a
337 PARAMETER C_IIC_FREQ = 100000
338 PARAMETER C_TEN_BIT_ADR = 0
339 PARAMETER C_BASEADDR = 0x40820000
340 PARAMETER C_HIGHADDR = 0x4082ffff
341 BUS_INTERFACE S_AXI = axi4lite_0
342 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
343 PORT Sda = IIC_FMC_SDA
344 PORT Scl = IIC_FMC_SCL
345 PORT IIC2INTC_Irpt = IIC_FMC_IIC2INTC_Irpt
349 PARAMETER INSTANCE = IIC_EEPROM
350 PARAMETER HW_VER = 1.01.a
351 PARAMETER C_IIC_FREQ = 100000
352 PARAMETER C_TEN_BIT_ADR = 0
353 PARAMETER C_BASEADDR = 0x40840000
354 PARAMETER C_HIGHADDR = 0x4084ffff
355 BUS_INTERFACE S_AXI = axi4lite_0
356 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
357 PORT Sda = IIC_EEPROM_SDA
358 PORT Scl = IIC_EEPROM_SCL
359 PORT IIC2INTC_Irpt = IIC_EEPROM_IIC2INTC_Irpt
363 PARAMETER INSTANCE = IIC_DVI
364 PARAMETER HW_VER = 1.01.a
365 PARAMETER C_IIC_FREQ = 100000
366 PARAMETER C_TEN_BIT_ADR = 0
367 PARAMETER C_BASEADDR = 0x40860000
368 PARAMETER C_HIGHADDR = 0x4086ffff
369 BUS_INTERFACE S_AXI = axi4lite_0
370 PORT S_AXI_ACLK = clk_100_0000MHzMMCM0
371 PORT Sda = IIC_DVI_SDA
372 PORT Scl = IIC_DVI_SCL
373 PORT IIC2INTC_Irpt = IIC_DVI_IIC2INTC_Irpt
377 PARAMETER INSTANCE = DDR3_SDRAM
378 PARAMETER HW_VER = 1.03.a
379 PARAMETER C_MEM_PARTNO = MT41J64M16XX-15E
380 PARAMETER C_DM_WIDTH = 1
381 PARAMETER C_DQS_WIDTH = 1
382 PARAMETER C_DQ_WIDTH = 8
383 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & ETHERNET_dma.M_AXI_SG & ETHERNET_dma.M_AXI_MM2S & ETHERNET_dma.M_AXI_S2MM
384 PARAMETER C_MMCM_EXT_LOC = MMCM_ADV_X0Y8
385 PARAMETER C_NDQS_COL0 = 1
386 PARAMETER C_NDQS_COL1 = 0
387 PARAMETER C_S_AXI_BASEADDR = 0xc0000000
388 PARAMETER C_S_AXI_HIGHADDR = 0xcfffffff
389 BUS_INTERFACE S_AXI = axi4_0
390 PORT ddr_we_n = ddr_memory_we_n
391 PORT ddr_ras_n = ddr_memory_ras_n
392 PORT ddr_odt = ddr_memory_odt
393 PORT ddr_dqs_n = ddr_memory_dqs_n
394 PORT ddr_dqs_p = ddr_memory_dqs
395 PORT ddr_dq = ddr_memory_dq
396 PORT ddr_dm = ddr_memory_dm
397 PORT ddr_reset_n = ddr_memory_ddr3_rst
398 PORT ddr_cs_n = ddr_memory_cs_n
399 PORT ddr_ck_n = ddr_memory_clk_n
400 PORT ddr_ck_p = ddr_memory_clk
401 PORT ddr_cke = ddr_memory_cke
402 PORT ddr_cas_n = ddr_memory_cas_n
403 PORT ddr_ba = ddr_memory_ba
404 PORT ddr_addr = ddr_memory_addr
405 PORT clk_rd_base = clk_400_0000MHzMMCM0_nobuf_varphase
406 PORT clk_mem = clk_400_0000MHzMMCM0
407 PORT clk = clk_200_0000MHzMMCM0
408 PORT clk_ref = clk_200_0000MHzMMCM0
410 PORT PD_PSINCDEC = psincdec
411 PORT PD_PSDONE = psdone
415 PARAMETER INSTANCE = axi_ethernet_0
416 PARAMETER HW_VER = 3.00.a
417 PARAMETER C_INCLUDE_IO = 1
419 PARAMETER C_PHY_TYPE = 1
420 PARAMETER C_HALFDUP = 0
421 PARAMETER C_TXMEM = 16384
422 PARAMETER C_RXMEM = 16384
423 PARAMETER C_TXCSUM = 2
424 PARAMETER C_RXCSUM = 2
425 PARAMETER C_TXVLAN_TRAN = 0
426 PARAMETER C_RXVLAN_TRAN = 0
427 PARAMETER C_TXVLAN_TAG = 0
428 PARAMETER C_RXVLAN_TAG = 0
429 PARAMETER C_TXVLAN_STRP = 0
430 PARAMETER C_RXVLAN_STRP = 0
431 PARAMETER C_MCAST_EXTEND = 0
432 PARAMETER C_STATS = 0
434 PARAMETER C_BASEADDR = 0x75440000
435 PARAMETER C_HIGHADDR = 0x7547ffff
436 BUS_INTERFACE S_AXI = axi4lite_0
437 BUS_INTERFACE AXI_STR_TXD = ETHERNET_dma_txd
438 BUS_INTERFACE AXI_STR_TXC = ETHERNET_dma_txc
439 BUS_INTERFACE AXI_STR_RXS = ETHERNET_dma_rxs
440 BUS_INTERFACE AXI_STR_RXD = ETHERNET_dma_rxd
441 PORT MDIO = ETHERNET_MDIO
442 PORT MDC = ETHERNET_MDC
443 PORT GMII_TX_ER = ETHERNET_TX_ER
444 PORT GMII_TXD = ETHERNET_TXD
445 PORT GMII_TX_EN = ETHERNET_TX_EN
446 PORT MII_TX_CLK = ETHERNET_MII_TX_CLK
447 PORT GMII_TX_CLK = ETHERNET_TX_CLK
448 PORT GMII_RXD = ETHERNET_RXD
449 PORT GMII_RX_ER = ETHERNET_RX_ER
450 PORT GMII_RX_CLK = ETHERNET_RX_CLK
451 PORT GMII_RX_DV = ETHERNET_RX_DV
452 PORT PHY_RST_N = ETHERNET_PHY_RST_N
453 PORT REF_CLK = clk_200_0000MHzMMCM0
454 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
455 PORT GTX_CLK = clk_125_0000MHz
456 PORT AXI_STR_TXD_ACLK = clk_100_0000MHzMMCM0
457 PORT AXI_STR_TXC_ACLK = clk_100_0000MHzMMCM0
458 PORT AXI_STR_RXD_ACLK = clk_100_0000MHzMMCM0
459 PORT AXI_STR_RXS_ACLK = clk_100_0000MHzMMCM0
460 PORT AXI_STR_TXD_ARESETN = AXI_STR_TXD_ARESETN
461 PORT AXI_STR_TXC_ARESETN = AXI_STR_TXC_ARESETN
462 PORT AXI_STR_RXD_ARESETN = AXI_STR_RXD_ARESETN
463 PORT AXI_STR_RXS_ARESETN = AXI_STR_RXS_ARESETN
464 PORT INTERRUPT = axi_ethernet_0_INTERRUPT
468 PARAMETER INSTANCE = ETHERNET_dma
469 PARAMETER HW_VER = 3.00.a
470 PARAMETER C_SG_INCLUDE_DESC_QUEUE = 1
471 PARAMETER C_SG_USE_STSAPP_LENGTH = 1
472 PARAMETER C_INCLUDE_MM2S_DRE = 1
473 PARAMETER C_INCLUDE_S2MM_DRE = 1
474 PARAMETER C_DLYTMR_RESOLUTION = 1250
475 PARAMETER C_PRMRY_IS_ACLK_ASYNC = 0
476 PARAMETER C_SG_INCLUDE_STSCNTRL_STRM = 1
477 PARAMETER C_SG_LENGTH_WIDTH = 16
478 PARAMETER C_INCLUDE_MM2S = 1
479 PARAMETER C_INCLUDE_S2MM = 1
480 PARAMETER C_BASEADDR = 0x41F00000
481 PARAMETER C_HIGHADDR = 0x41F0FFFF
482 PARAMETER C_MM2S_BURST_SIZE = 256
483 PARAMETER C_S2MM_BURST_SIZE = 256
484 BUS_INTERFACE S_AXI_LITE = axi4lite_0
485 BUS_INTERFACE M_AXI_SG = axi4_0
486 BUS_INTERFACE M_AXI_MM2S = axi4_0
487 BUS_INTERFACE M_AXI_S2MM = axi4_0
488 BUS_INTERFACE M_AXIS_MM2S = ETHERNET_dma_txd
489 BUS_INTERFACE M_AXIS_CNTRL = ETHERNET_dma_txc
490 BUS_INTERFACE S_AXIS_STS = ETHERNET_dma_rxs
491 BUS_INTERFACE S_AXIS_S2MM = ETHERNET_dma_rxd
492 PORT s_axi_lite_aclk = clk_100_0000MHzMMCM0
493 PORT m_axi_sg_aclk = clk_100_0000MHzMMCM0
494 PORT m_axi_mm2s_aclk = clk_100_0000MHzMMCM0
495 PORT m_axi_s2mm_aclk = clk_100_0000MHzMMCM0
496 PORT mm2s_prmry_reset_out_n = AXI_STR_TXD_ARESETN
497 PORT mm2s_cntrl_reset_out_n = AXI_STR_TXC_ARESETN
498 PORT s2mm_prmry_reset_out_n = AXI_STR_RXD_ARESETN
499 PORT s2mm_sts_reset_out_n = AXI_STR_RXS_ARESETN
500 PORT mm2s_introut = ETHERNET_dma_mm2s_introut
501 PORT s2mm_introut = ETHERNET_dma_s2mm_introut