Workaround deficiency in schroedinger state machine logic