| commit | 363fd548abd5fbef040ee001c6694672bfb0d798 | |
| author | Cédric Le Goater <clg@kaod.org> | |
| Mon, 9 Aug 2021 13:45:22 +0000 (9 15:45 +0200) | ||
| committer | David Gibson <david@gibson.dropbear.id.au> | |
| Fri, 27 Aug 2021 02:41:13 +0000 (27 12:41 +1000) | ||
| tree | e03daaa611fd19063da874b78dd2b53cd4a234ac | treesnapshot (tar.gz zip) |
| parent | 1d76437b45ab9982307b95d325d627f7b6f06088 | commitdiff |
ppc: Add a POWER10 DD2 CPU
The POWER10 DD2 CPU adds an extra LPCR[HAIL] bit. DD1 doesn't have
HAIL but since it does not break the modeling and that we don't plan
to support DD1, modify the LPCR mask of all the POWER10 family.
Setting the HAIL bit is a requirement to support the scv instruction
on PowerNV POWER10 platforms since glibc-2.33.
Signed-off-by: Cédric Le Goater <clg@kaod.org>
Message-Id: <20210809134547.689560-2-clg@kaod.org>
Reviewed-by: Greg Kurz <groug@kaod.org>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
The POWER10 DD2 CPU adds an extra LPCR[HAIL] bit. DD1 doesn't have
HAIL but since it does not break the modeling and that we don't plan
to support DD1, modify the LPCR mask of all the POWER10 family.
Setting the HAIL bit is a requirement to support the scv instruction
on PowerNV POWER10 platforms since glibc-2.33.
Signed-off-by: Cédric Le Goater <clg@kaod.org>
Message-Id: <20210809134547.689560-2-clg@kaod.org>
Reviewed-by: Greg Kurz <groug@kaod.org>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
| target/ppc/cpu-models.c | diffblobblamehistory | |
| target/ppc/cpu-models.h | diffblobblamehistory | |
| target/ppc/cpu_init.c | diffblobblamehistory |