Implement missing MIPS supervisor mode bits.