net: xilinx_axienet.c: Add phy soft reset bit clearing