repo.or.cz
/
qemu
/
kevin.git
/
search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
first
·
prev
·
next
target/riscv: Support the Virtual Instruction fault
2020-08-25
Alistai
r
F
r
ancis
target/ris
c
v: Sup
p
o
r
t the Virtual Instruction
f
ault
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
A
listai
r
Franc
i
s
ta
r
get/riscv: Retur
n
the excep
t
ion fr
o
m inval
i
d CS
R
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Alistair Francis
ta
r
get/riscv
:
Sup
p
ort the v0
.
6 Hy
p
ervisor
e
x
tensi
o
n
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Alist
a
ir
F
ranc
i
s
target/
r
iscv
:
O
n
ly support little endian guests
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
A
l
istair Fran
c
is
target/riscv: Only
support a sin
g
le
V
S
XL length
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Alista
i
r Francis
target/r
i
scv
:
Up
d
ate the
C
SRs to the v0
.
6 Hyp
exte
n
sion
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Al
i
stair
F
r
anci
s
t
a
rget/riscv: Update the Hyp
e
rvis
o
r trap return/entry
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Alistair
Francis
target/
r
iscv: Fix the interru
p
t
cause
c
ode
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Alis
t
air Franc
i
s
ta
r
get/riscv:
Co
n
vert
MSTATUS MT
L
to G
V
A
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Alistair Fr
a
ncis
t
a
r
get/riscv: Don
'
t al
l
ow gu
e
st
to wri
t
e to htinst
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Alistair Francis
target/riscv: Do two-
s
tage lo
o
kup
s
on
hlv/
h
lvx/hsv
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Alis
t
air Francis
target/riscv: Allow generatin
g
hlv/
h
lvx
/
hsv inst
r
uctions
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Alistair Francis
target/ri
s
cv:
Allow setting a two-
s
tage lookup
i
n t
h
e
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-22
Alistair Fra
n
cis
hw/in
t
c:
i
bex_plic
:
Honour source priorities
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-22
Alist
a
i
r
Fran
c
is
h
w/intc
:
ibex_plic:
Don't allow
repeat interrupt
s
on
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-22
Alista
i
r Francis
hw/
i
ntc: ibex_p
l
ic: Up
d
a
t
e
the
p
e
n
ding irqs
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-21
Alistair Fra
n
c
i
s
h
w
/sd/pl181: Replace fp
r
intf(
s
t
de
r
r,
"
*\n") with error_repo
r
t()
Signed-off-by:
Alistair Francis
<alistair.francis@xilinx.com>
commit
|
commitdiff
|
tree
2020-07-14
A
listair Franc
i
s
hw/
c
har: Conve
r
t
t
he Ibex UART to use the re
g
i
sterfields API
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-07-14
A
li
s
tair Francis
hw
/
char: Convert t
h
e
Ibex UART to
use the
q
dev
C
l
o
ck
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-07-02
Alistair Fra
n
cis
h
w
/r
i
scv: All
o
w 64 bit acce
s
s
t
o SiFi
v
e CLINT
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alis
t
air Franc
i
s
target/r
i
scv: Use a smaller guess size fo
r
no-MMU PMP
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
A
l
istair Fr
a
ncis
r
i
s
cv/opentita
n
: Connec
t
the UART devi
c
e
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
A
lista
i
r
F
r
ancis
riscv/opentitan:
C
onn
e
ct the
P
LIC device
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alistair
F
rancis
hw/in
t
c: I
n
itial c
o
mmit of
l
owRI
S
C
I
bex
P
LIC
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alista
i
r Francis
hw/char: Initi
a
l c
o
mmit of Ibex UART
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alistair F
r
an
c
is
riscv/opentitan: Fix the
R
O
M
size
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Ali
s
tai
r
Fran
c
is
target
/
r
i
scv: Implement che
c
ks
for hfence
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alistair F
r
ancis
target/riscv: Mo
v
e
t
h
e
hf
e
nc
e
inst
r
uct
i
ons to
the r
v
h
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alistair Francis
t
arget/ris
c
v: Report
e
rr
o
rs valid
a
t
i
ng
2
nd-st
a
ge PTEs
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alistair Fra
n
cis
target/riscv:
S
et access as data_load
when validatin
g
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alistair F
r
ancis
sifive_
e
:
Support
the
revB mac
h
ine
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Ali
s
tair
Francis
riscv
:
Initial com
m
it
o
f OpenTitan mach
i
ne
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
A
li
s
ta
i
r Fran
c
i
s
tar
g
et/riscv: Add th
e
l
o
w
RI
S
C Ibex CPU
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Alista
i
r Francis
target/riscv: Don't set PMP feature i
n
th
e
cpu
init
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Al
i
stair Fr
a
n
c
is
target/
r
iscv: Disa
b
le
the MMU correctl
y
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Alist
a
ir
F
rancis
targ
e
t
/
riscv: Don't overw
r
ite the reset vec
t
or
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Alistair Francis
riscv/
b
oot: Add a missing header
i
n
c
lu
d
e
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Alis
t
air Fra
n
cis
r
i
scv:
s
i
five
_
e:
Manually defi
n
e the
m
achine
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Alistair F
r
ancis
d
o
c
s: deprecated:
U
pdate the -b
i
os docu
m
e
n
tation
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Alistair Francis
target
/
riscv: Drop
s
uppor
t
for IS
A
spec
version 1
.
09
.
1
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
A
l
i
stai
r
Francis
target/riscv:
R
emove
the de
p
recat
e
d C
P
Us
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
A
l
istair F
r
a
nci
s
h
w
/
riscv: spike: Remove
d
ep
r
ecated I
S
A s
p
ecific
m
achines
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-04-29
Alistair Fra
n
c
i
s
ris
c
v
:
A
N
D
s
tage-1
a
nd
s
ta
g
e
-
2 p
r
otection flags
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-04-29
Ali
s
tair Francis
riscv: Do
n
't use st
a
ge-2 PT
E
lookup
protecti
o
n flags
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-04-29
Alistair Franc
i
s
r
i
s
c
v/si
f
ive_u: Ad
d
a serial
property
to the
s
ifive_u SoC
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-04-29
Al
i
s
tair Francis
riscv/sifi
v
e_u: Fix up
f
i
l
e ordering
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-03-30
Ali
s
tai
r
F
rancis
linux-user: Su
p
por
t
futex_ti
m
e64
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-03-20
A
l
istair Franci
s
linux-user/riscv: Update
t
he sys
c
all_nr
'
s to the
5
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-03-20
Al
i
stair Francis
linux-user/sysc
a
ll: Add suppo
r
t for clock_gettime64
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-03-20
Ali
s
t
a
ir Franci
s
l
inu
x
-us
e
r
:
P
r
otect more sysca
l
ls
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-03-17
Alista
i
r F
r
ancis
target/r
i
scv: Correctly impl
e
men
t
TSR t
r
ap
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair
F
rancis
t
arg
e
t
/
riscv: Allo
w
enabling the Hyp
e
r
v
is
o
r ext
e
nsion
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Franc
i
s
target
/
ri
s
c
v
:
Add
t
he MSTATUS_MPV_ISSET h
e
lper ma
c
ro
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Ali
s
t
a
ir F
r
ancis
ta
r
get/riscv: Add
suppo
r
t
for the
3
2-bit M
S
TATUSH
C
SR
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Francis
target/riscv: Set htva
l
and mtval2
on exec
p
tions
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair
Francis
t
a
rget/riscv: Rai
s
e t
h
e new execp
t
ions w
h
en
2nd stage
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Fran
c
is
target/riscv: Implement se
c
ond stage MMU
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair F
r
an
c
is
t
a
r
get/risc
v
: Allow speci
f
ying MMU st
a
ge
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Franc
i
s
target/
r
iscv: Respe
c
t M
P
RV and SPRV
f
or floating point ops
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Francis
t
a
rget/riscv:
M
ark both
sstatus and mss
t
atus_
h
s as
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Francis
target/riscv: Di
s
a
ble guest
F
P
suppor
t
b
ased on virtual
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Fr
a
n
c
is
t
arget/riscv: Only set
T
B flags
with
F
P
status if enabled
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
A
listair Francis
target/
r
iscv: Remove the hret instructi
o
n
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alist
a
ir Fra
n
cis
tar
g
et/r
i
scv: Add
hfen
c
e instructions
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
A
lista
i
r
Fr
a
ncis
targe
t
/riscv: Add Hyperviso
r
trap return support
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Francis
target/riscv: A
d
d h
y
pvervisor tr
a
p suppor
t
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Fran
c
is
target/ri
s
cv: G
e
nerat
e
i
llegal instruction on WFI w
h
en V=
1
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Franci
s
target/r
i
csv: Flush the TLB on virtul
i
sation
mode changes
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Al
i
stair
F
rancis
targ
e
t/ris
c
v:
A
dd support
for virtual interrupt
se
t
ting
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Al
i
stair Franc
i
s
targe
t
/riscv: Extend the SIP C
S
R
t
o support virtulisa
t
i
o
n
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Ali
s
t
a
ir
F
rancis
target/
r
iscv:
Extend the MI
E
C
SR to suppo
r
t virtu
l
isa
t
ion
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
A
l
is
t
a
i
r Francis
ta
r
get/ri
s
cv: Set VS bits in
m
ide
l
e
g
fo
r
Hy
p
exten
s
io
n
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair F
r
a
n
cis
target/risc
v
: Add vir
t
u
a
l regist
e
r swa
p
ping function
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Francis
target/ri
s
cv:
Ad
d
Hyper
v
isor mac
h
i
n
e
CS
R
s
a
ccesses
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Al
i
stair Fra
n
cis
targ
e
t/
r
iscv: A
d
d Hyperviso
r
virtual
CSRs
acces
s
e
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Ali
s
tair
Francis
t
a
r
g
e
t/ris
c
v: Add Hyp
e
rv
i
s
o
r
C
SR access functions
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Ali
s
tai
r
Fr
a
ncis
ta
r
get/riscv: Dump Hypervisor registers
if enable
d
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alis
t
air F
r
a
ncis
target/riscv: Pr
i
nt priv
a
nd
v
ir
t
in
d
isas
l
og
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Francis
targ
e
t
/
riscv: Fix
C
SR perm checki
n
g for HS
mode
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Ali
s
ta
i
r Francis
t
a
r
g
et/ris
c
v: Add the force
HS exc
e
p
t
ion mode
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
A
lis
t
a
ir
Fra
n
cis
target/riscv: Add the virtulis
a
tion
m
o
de
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alista
i
r Francis
target/riscv:
R
ename the H
ir
q
s
t
o VS irqs
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alist
a
ir Francis
t
arge
t
/riscv:
Add support
f
or
the new execp
t
ion numbers
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Al
i
stair Francis
target/r
i
scv: Add the Hy
p
e
rv
i
sor CSRs
to CPUState
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Francis
target/riscv: Add th
e
Hyperviso
r
extension
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
A
listair Fran
c
is
target/ris
c
v: C
o
nvert
MIP
CSR to targe
t
_ulon
g
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-01-17
A
l
istair Francis
hw/ar
m
:
A
d
d th
e
Netduino Plus 2
Signed-off-by:
Alistair Francis
<alistair@alistair23.me>
commit
|
commitdiff
|
tree
2020-01-17
A
l
istair Francis
hw/arm: Add the S
T
M32F4xx
SoC
Signed-off-by:
Alistair Francis
<alistair@alistair23.me>
commit
|
commitdiff
|
tree
2020-01-17
Alistair
F
rancis
hw/
m
i
s
c: Ad
d
the STM32F4xx EXTI
d
evice
Signed-off-by:
Alistair Francis
<alistair@alistair23.me>
commit
|
commitdiff
|
tree
2020-01-17
Alis
t
ai
r
Franc
i
s
hw/misc: A
d
d the STM3
2
F4x
x
Sysconfig
d
evice
Signed-off-by:
Alistair Francis
<alistair@alistair23.me>
commit
|
commitdiff
|
tree
2019-11-14
A
l
i
s
t
air Franc
i
s
r
iscv/
v
irt: Increase
f
lash si
z
e
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2019-11-14
A
l
ist
a
i
r Fra
n
c
i
s
op
e
nsbi: Upgrade from v
0
.
4 t
o
v0
.
5
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2019-11-14
A
list
a
ir Francis
tar
g
et/r
i
scv: Remo
v
e atomic ac
c
e
sses
t
o
M
I
P CSR
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2019-10-28
A
l
istair Franci
s
riscv/
b
oot: Fix pos
s
i
ble memory leak
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2019-10-28
A
listair Francis
riscv/virt: Jump to pf
l
a
sh if specified
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2019-10-28
Alist
a
ir
F
rancis
r
isc
v
/virt:
Add
the PFl
a
s
h CF
I
0
1
device
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2019-10-28
Ali
s
tai
r
Fr
a
ncis
riscv/
v
irt: Manually de
f
i
n
e
the mach
i
ne
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2019-10-28
Alistair Francis
riscv/sifiv
e
_u:
Add the
sta
r
t-
i
n-flash pro
p
erty
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2019-10-28
Al
i
stair
F
ran
c
i
s
ri
s
cv/sifi
v
e_u: Manua
l
ly define t
h
e machin
e
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2019-10-28
A
listair Fr
a
n
cis
riscv/sifive
_
u: Add QSPI memory
r
e
gion
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
next