target-arm: Add AArch32 SIMD VCVTA, VCVTN, VCVTP and VCVTM