From 00914b7d9707586d2ebe9faeea6f733c9fd51dc8 Mon Sep 17 00:00:00 2001 From: Michal Simek Date: Mon, 14 Mar 2011 11:29:19 +0100 Subject: [PATCH] microblaze: Add PetaLogix ml605 MMU little-endian ref design Add the first Microblaze little endian platform. Platform uses uart16550, axi ethernet, timer, intc. Signed-off-by: Michal Simek Signed-off-by: Edgar E. Iglesias --- Makefile | 2 +- Makefile.target | 1 + hw/petalogix_ml605_mmu.c | 267 ++++++++++++++++++++++++++++++++++++++++++++ hw/xilinx.h | 39 +++++++ pc-bios/petalogix-ml605.dtb | Bin 0 -> 9982 bytes 5 files changed, 308 insertions(+), 1 deletion(-) create mode 100644 hw/petalogix_ml605_mmu.c create mode 100644 pc-bios/petalogix-ml605.dtb diff --git a/Makefile b/Makefile index eca4c7651e..89e88b4a9e 100644 --- a/Makefile +++ b/Makefile @@ -211,7 +211,7 @@ gpxe-eepro100-80861209.rom \ pxe-e1000.bin \ pxe-ne2k_pci.bin pxe-pcnet.bin \ pxe-rtl8139.bin pxe-virtio.bin \ -bamboo.dtb petalogix-s3adsp1800.dtb \ +bamboo.dtb petalogix-s3adsp1800.dtb petalogix-ml605.dtb \ multiboot.bin linuxboot.bin \ s390-zipl.rom else diff --git a/Makefile.target b/Makefile.target index d11eb4f38a..62b102a7f8 100644 --- a/Makefile.target +++ b/Makefile.target @@ -266,6 +266,7 @@ obj-mips-y += cirrus_vga.o obj-mips-$(CONFIG_FULONG) += bonito.o vt82c686.o mips_fulong2e.o obj-microblaze-y = petalogix_s3adsp1800_mmu.o +obj-microblaze-y += petalogix_ml605_mmu.o obj-microblaze-y += microblaze_pic_cpu.o obj-microblaze-y += xilinx_intc.o diff --git a/hw/petalogix_ml605_mmu.c b/hw/petalogix_ml605_mmu.c new file mode 100644 index 0000000000..ca0986a0ef --- /dev/null +++ b/hw/petalogix_ml605_mmu.c @@ -0,0 +1,267 @@ +/* + * Model of Petalogix linux reference design targeting Xilinx Spartan ml605 + * board. + * + * Copyright (c) 2011 Michal Simek + * Copyright (c) 2011 PetaLogix + * Copyright (c) 2009 Edgar E. Iglesias. + * + * Permission is hereby granted, free of charge, to any person obtaining a copy + * of this software and associated documentation files (the "Software"), to deal + * in the Software without restriction, including without limitation the rights + * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell + * copies of the Software, and to permit persons to whom the Software is + * furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, + * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN + * THE SOFTWARE. + */ + +#include "sysbus.h" +#include "hw.h" +#include "net.h" +#include "flash.h" +#include "sysemu.h" +#include "devices.h" +#include "boards.h" +#include "device_tree.h" +#include "xilinx.h" +#include "loader.h" +#include "elf.h" +#include "blockdev.h" +#include "pc.h" + +#include "xilinx_axidma.h" + +#define LMB_BRAM_SIZE (128 * 1024) +#define FLASH_SIZE (32 * 1024 * 1024) + +static struct +{ + uint32_t bootstrap_pc; + uint32_t cmdline; + uint32_t fdt; +} boot_info; + +static void main_cpu_reset(void *opaque) +{ + CPUState *env = opaque; + + cpu_reset(env); + env->regs[5] = boot_info.cmdline; + env->regs[7] = boot_info.fdt; + env->sregs[SR_PC] = boot_info.bootstrap_pc; + env->pvr.regs[10] = 0x0e000000; /* virtex 6 */ + /* setup pvr to match kernel setting */ + env->pvr.regs[5] |= PVR5_DCACHE_WRITEBACK_MASK; + env->pvr.regs[0] |= PVR0_USE_FPU_MASK | PVR0_ENDI; + env->pvr.regs[0] = (env->pvr.regs[0] & ~PVR0_VERSION_MASK) | (0x14 << 8); + env->pvr.regs[2] ^= PVR2_USE_FPU2_MASK; + env->pvr.regs[4] = 0xc56b8000; + env->pvr.regs[5] = 0xc56be000; +} + +#define BINARY_DEVICE_TREE_FILE "petalogix-ml605.dtb" +static int petalogix_load_device_tree(target_phys_addr_t addr, + uint32_t ramsize, + target_phys_addr_t initrd_base, + target_phys_addr_t initrd_size, + const char *kernel_cmdline) +{ + char *path; + int fdt_size; +#ifdef CONFIG_FDT + void *fdt; + int r; + + /* Try the local "mb.dtb" override. */ + fdt = load_device_tree("mb.dtb", &fdt_size); + if (!fdt) { + path = qemu_find_file(QEMU_FILE_TYPE_BIOS, BINARY_DEVICE_TREE_FILE); + if (path) { + fdt = load_device_tree(path, &fdt_size); + qemu_free(path); + } + if (!fdt) { + return 0; + } + } + + r = qemu_devtree_setprop_string(fdt, "/chosen", "bootargs", kernel_cmdline); + if (r < 0) { + fprintf(stderr, "couldn't set /chosen/bootargs\n"); + } + cpu_physical_memory_write(addr, (void *)fdt, fdt_size); +#else + /* We lack libfdt so we cannot manipulate the fdt. Just pass on the blob + to the kernel. */ + fdt_size = load_image_targphys("mb.dtb", addr, 0x10000); + if (fdt_size < 0) { + path = qemu_find_file(QEMU_FILE_TYPE_BIOS, BINARY_DEVICE_TREE_FILE); + if (path) { + fdt_size = load_image_targphys(path, addr, 0x10000); + qemu_free(path); + } + } + + if (kernel_cmdline) { + fprintf(stderr, + "Warning: missing libfdt, cannot pass cmdline to kernel!\n"); + } +#endif + return fdt_size; +} + +static uint64_t translate_kernel_address(void *opaque, uint64_t addr) +{ + return addr - 0x30000000LL; +} + +#define MEMORY_BASEADDR 0x50000000 +#define FLASH_BASEADDR 0x86000000 +#define INTC_BASEADDR 0x81800000 +#define TIMER_BASEADDR 0x83c00000 +#define UART16550_BASEADDR 0x83e00000 +#define AXIENET_BASEADDR 0x82780000 +#define AXIDMA_BASEADDR 0x84600000 + +static void +petalogix_ml605_init(ram_addr_t ram_size, + const char *boot_device, + const char *kernel_filename, + const char *kernel_cmdline, + const char *initrd_filename, const char *cpu_model) +{ + DeviceState *dev; + CPUState *env; + int kernel_size; + DriveInfo *dinfo; + int i; + target_phys_addr_t ddr_base = MEMORY_BASEADDR; + ram_addr_t phys_lmb_bram; + ram_addr_t phys_ram; + ram_addr_t phys_flash; + qemu_irq irq[32], *cpu_irq; + void *serial = NULL; + + /* init CPUs */ + if (cpu_model == NULL) { + cpu_model = "microblaze"; + } + env = cpu_init(cpu_model); + + qemu_register_reset(main_cpu_reset, env); + + /* Attach emulated BRAM through the LMB. */ + phys_lmb_bram = qemu_ram_alloc(NULL, "petalogix_ml605.lmb_bram", + LMB_BRAM_SIZE); + cpu_register_physical_memory(0x00000000, LMB_BRAM_SIZE, + phys_lmb_bram | IO_MEM_RAM); + + phys_ram = qemu_ram_alloc(NULL, "petalogix_ml605.ram", ram_size); + cpu_register_physical_memory(ddr_base, ram_size, phys_ram | IO_MEM_RAM); + + phys_flash = qemu_ram_alloc(NULL, "petalogix_ml605.flash", FLASH_SIZE); + dinfo = drive_get(IF_PFLASH, 0, 0); + /* 5th parameter 2 means bank-width + * 10th paremeter 0 means little-endian */ + pflash_cfi01_register(FLASH_BASEADDR, phys_flash, + dinfo ? dinfo->bdrv : NULL, (64 * 1024), + FLASH_SIZE >> 16, + 2, 0x89, 0x18, 0x0000, 0x0, 0); + + + cpu_irq = microblaze_pic_init_cpu(env); + dev = xilinx_intc_create(INTC_BASEADDR, cpu_irq[0], 4); + for (i = 0; i < 32; i++) { + irq[i] = qdev_get_gpio_in(dev, i); + } + + serial = serial_mm_init(UART16550_BASEADDR + 0x1000, 2, irq[5], + 115200, serial_hds[0], 1, 0); + + /* 2 timers at irq 2 @ 100 Mhz. */ + xilinx_timer_create(TIMER_BASEADDR, irq[2], 2, 100 * 1000000); + + /* axi ethernet and dma initialization. TODO: Dynamically connect them. */ + { + static struct XilinxDMAConnection dmach; + + xilinx_axiethernet_create(&dmach, &nd_table[0], 0x82780000, + irq[3], 0x1000, 0x1000); + xilinx_axiethernetdma_create(&dmach, 0x84600000, + irq[1], irq[0], 100 * 1000000); + } + + if (kernel_filename) { + uint64_t entry, low, high; + uint32_t base32; + int big_endian = 0; + +#ifdef TARGET_WORDS_BIGENDIAN + big_endian = 1; +#endif + + /* Boots a kernel elf binary. */ + kernel_size = load_elf(kernel_filename, NULL, NULL, + &entry, &low, &high, + big_endian, ELF_MACHINE, 0); + base32 = entry; + if (base32 == 0xc0000000) { + kernel_size = load_elf(kernel_filename, translate_kernel_address, + NULL, &entry, NULL, NULL, + big_endian, ELF_MACHINE, 0); + } + /* Always boot into physical ram. */ + boot_info.bootstrap_pc = ddr_base + (entry & 0x0fffffff); + + /* If it wasn't an ELF image, try an u-boot image. */ + if (kernel_size < 0) { + target_phys_addr_t uentry, loadaddr; + + kernel_size = load_uimage(kernel_filename, &uentry, &loadaddr, 0); + boot_info.bootstrap_pc = uentry; + high = (loadaddr + kernel_size + 3) & ~3; + } + + /* Not an ELF image nor an u-boot image, try a RAW image. */ + if (kernel_size < 0) { + kernel_size = load_image_targphys(kernel_filename, ddr_base, + ram_size); + boot_info.bootstrap_pc = ddr_base; + high = (ddr_base + kernel_size + 3) & ~3; + } + + boot_info.cmdline = high + 4096; + if (kernel_cmdline && strlen(kernel_cmdline)) { + pstrcpy_targphys("cmdline", boot_info.cmdline, 256, kernel_cmdline); + } + /* Provide a device-tree. */ + boot_info.fdt = boot_info.cmdline + 4096; + petalogix_load_device_tree(boot_info.fdt, ram_size, + 0, 0, + kernel_cmdline); + } +} + +static QEMUMachine petalogix_ml605_machine = { + .name = "petalogix-ml605", + .desc = "PetaLogix linux refdesign for xilinx ml605 little endian", + .init = petalogix_ml605_init, + .is_default = 0 +}; + +static void petalogix_ml605_machine_init(void) +{ + qemu_register_machine(&petalogix_ml605_machine); +} + +machine_init(petalogix_ml605_machine_init); diff --git a/hw/xilinx.h b/hw/xilinx.h index 705ff5b84b..090e6f7c3d 100644 --- a/hw/xilinx.h +++ b/hw/xilinx.h @@ -48,3 +48,42 @@ xilinx_ethlite_create(NICInfo *nd, target_phys_addr_t base, qemu_irq irq, sysbus_connect_irq(sysbus_from_qdev(dev), 0, irq); return dev; } + +static inline DeviceState * +xilinx_axiethernet_create(void *dmach, + NICInfo *nd, target_phys_addr_t base, qemu_irq irq, + int txmem, int rxmem) +{ + DeviceState *dev; + qemu_check_nic_model(nd, "xilinx-axienet"); + + dev = qdev_create(NULL, "xilinx,axienet"); + qdev_set_nic_properties(dev, nd); + qdev_prop_set_uint32(dev, "c_rxmem", rxmem); + qdev_prop_set_uint32(dev, "c_txmem", txmem); + qdev_prop_set_ptr(dev, "dmach", dmach); + qdev_init_nofail(dev); + sysbus_mmio_map(sysbus_from_qdev(dev), 0, base); + sysbus_connect_irq(sysbus_from_qdev(dev), 0, irq); + + return dev; +} + +static inline DeviceState * +xilinx_axiethernetdma_create(void *dmach, + target_phys_addr_t base, qemu_irq irq, + qemu_irq irq2, int freqhz) +{ + DeviceState *dev = NULL; + + dev = qdev_create(NULL, "xilinx,axidma"); + qdev_prop_set_uint32(dev, "freqhz", freqhz); + qdev_prop_set_ptr(dev, "dmach", dmach); + qdev_init_nofail(dev); + + sysbus_mmio_map(sysbus_from_qdev(dev), 0, base); + sysbus_connect_irq(sysbus_from_qdev(dev), 0, irq2); + sysbus_connect_irq(sysbus_from_qdev(dev), 1, irq); + + return dev; +} diff --git a/pc-bios/petalogix-ml605.dtb b/pc-bios/petalogix-ml605.dtb new file mode 100644 index 0000000000000000000000000000000000000000..fbbd45fdad06489c6333b6de868f44dfaed405bf GIT binary patch literal 9982 zcwU8AYpf(i6|UL4d!KvRyJmxijk>b1pt-e7&psH}MXn}bh=>?p#7A~(y6euAw_o&Q z?#xYG7E$Dnfrvl$$08DyU}8jLf)F(lf&^n?Ai=0a4Dw3_VIrtvn-iC9?DL4WiM9FmRNVoWycB_T1ns*+){hLX( z*llt=^94(Js%_p5-{V)YiCF8(zm#Vqo`gJG>-Vni>j_HRx5D@O(l+IZVE$VF5U-X| z@VlcZ<)Jm^rhRS{rjgID$+GFkyQ_|Kq}T24vur+nLEbn|jkUD-RFI~RNjY|{YmbeV zUVcJjIY0J4?H_cy2bneIwwrB^drrLh=9>n70KWSS{No}76<&pPnD}wT_blRj3Gw~Q z;Cl;v57f(DHI`f1_lbo&9b?ZD?;%AlYkUQ<{MR{-@W&7zNB9nVznwE^{I?PQ0UG}p zvG&_}n%L`m0gZpno^RWd&A07Rgs-*7Z~G)E2sHizvOk6F&mjHxk^UD5{|@1Q*yCpw zZ2inT4Gim=xoRwuj8Bf5W8Q~2K8iR7c8q6yV)=CDHZ=b02tR=M&>m-gg6y9_`sb1U zpEllp5yF=dD+b%&i}W8sm?10=l%9VX@ZI&9IAPWi}c?k)_!LnL;7DK{6}KNWA?8||GJIm%C@NHD0-u8L4~Ze zQ6FQB)wgBeFZzb;oFdG40*x-@ZbqGh-5!+VR0Ofl=^(HAEqvzQQ_gj+W~RhjV_qn4I~xB5>HlNn`2~b8 zLHKfn9h-mtIMSnfHUD{p<;_UtTHuMu)~OH9H6@Ej)3vK>TXkOySTg3mzuNC}2R>Q{ zHIS@USpWmk9P&;uSL68!spBZ|DN@JZJQvgp*joSa(fU?a*vUIYotI!l4^^3`eQxI1 zN||GwQbvfCf29BAlcly^)1C0|rP`*gFV5dbEZ@yPjPNfJM!k6+?)l2EC0@{L(|9k^ zckS^DA4XUpdvupjemAk!D}T3Kf_40&9k2aa<7=4VRi@TBjK#2<{sD_^_>3Q;B`^?O* z!e@^Y+N@PA)z)8>;!ly{4tLpU(zk@$9`zn2(!r&?H&#~Fn_mL-wzOW!#Crf(L% zOX@wzerEMSx8WKsw0aVJ79Syo4{kqAun&G+{I9Tl2bis~I!8txsdH4-t#zNJqqY9g z`c=7#Eg{WXYx?C?gZCZ8>b*g=J$GGDH3zA<)jsYdRe&|${|LE4*MoD!a%qpfhNYv# z;#j%`;Vp#EBK#<^YS5DOrQxfk=aK$zXuRx|`)a%s^~#-ZLwfx?h{jhV{fCIPzn$p* zyYp6r??U)~gdagzzAx@G@Jk4r_dnRn@}3Xea>L;pZ}`M@HqY{^J#P7W14FG_J_%`X z7>z-BxO_Ll4LdM)2%khaBjm0}4Gg~D zdy9e3BK$*ypG5fg2)|-udE6|#$DV%|%B5ZCp0(>{ggrvoLk8YL_#T8GMEGZL#eUkr zzp?$Z>qUfLweiY!(%Bsw_+mm1zG&bp5k7|SjR>DWI6?R;CGNz~+(jm$aIHJ(c8y9` z*h0RpoLP^DX0KN@N}=KnXj_xVY2_J2QP$v*9NW*ya~Sc=YaSksZJs?u7tJ=Fqljlt z@<5kb7eln3i_go0f76_mJR)F2Udsv|S>3*ME}lUvPYOm2o=1uPY(w9L{mkIluCB-eROQcs>GE9jt!hEut zW?q!TD*($zWWW0L)b%5GgRUq1)|`j#lz7x-?g(B_S<2-~D#1t$N0tB>IhCucBnk*j zATWVw5D1e%-k9WIV^Kw)g|ReaLpl&yT8ex>+N54Fcr!7D0tpk&XcPlCOyL!>LBc|J zM5TY=wa8e3(w4iJW~R`iQ0Dcc9}M(k?CVFCG1I>q>6Y` zcn~;KydEVkS6=b+EMbAAR9Clk=Gsik?LH4JVJ`ih`VHA;A~J}EyJ2Y{>%fy`5IjD} zhm?m5@>1_ajOi9nBFZN&kL3X=<$$Q_EX^ayudH5+UNjo{u8_L0&!O5vc5 z%boDh6D$njloWU!SpBJf&i#yL5nNMQn3b|P$HX$Z%BR$)C~Q)M?Lh>d+bCxgbs~s5 z5k#E`;v7L1?co&X3#Vuer)UdjDNHlScO4+n5@OL3Na6c%L|mvWc=IAmGdL@HV&g|G zL!#ahAXGABg*XUu>Sg}G@T?SxrYKItSonO%Ju2r)YK^pIu3Lp#%C;g1eF4Kf7{L2g zv`%A4t7HR96R$XYEvn4~smi@WDW~8HK4iX@tFpmrf5hXYdXRoi92@ou2xS}!OOTev zsT-9KDmt|3$2?@d7>3}5Dgfm^W$*?pNw{y|X8o#_9>!u^13t;>ZEHaoG-PnjU@bEB zji{(Rit`$bHffL>>k??{Dm!WsM9~0gg85@Nh_MV(5IR+yz%{{Dp@8iVArIgnmJTg_ z2}i9?NZEa%3{(Q>gptd98ZeiZotDI-DIKxU^UFoEae0VG%wPBNxBwz_{T%W`lu-;^ zmS&}w%J2h^>ctwVc2}gr#7*-+KL@;e9Q!Pk$2GPDRj<$(_NsG->F$>qoLSA8Va^P3 zW|&j0xws(2rXM_ingt03A4O1(jA~FgA_#hEQ$oR~wlwVpK~qxOsZoPG0dLk-Ax?s1 zD$5CT{SC^}Y3P;?kYllRI;5K0)L8XP-Im||8F$Q6ga4C!9 zQcv7Gk(or(m_vfWZ3}A1I-GCyn2yAHncgxX5;(_nB0?(HKHAdBl+sF>fTl$ZV@glK z#;N*2uE6S?Ky?bB6DFBa6lA$EWp0$iB8|-qdDsR2fmv1w97_PzwEUSW3UwFF5;3%g zNl7(szwxV(x|+8AN>q&75TPf_Em)KiD8UNBpE!qg4_LTiu2}w{A{`gQ9X5iy6-qMM zI+Zn?;mjSuC4zP@XyIJYqIW@yL$*aI+m*bXM34cxJFy9cgJ|vsVArS$3fgMNRy#=D zv(-JMK4hy8nQG~2>D`o8)dA|E$ci$hR@!YBJMH3LySVgBO4V;+A(ihUhD4gER%@QI zN`tRLwMKaDa@hkSH}XxnJcaFZNKN}3QiHgrvZKZ#=J0yOrrJAL?6iw}?c&lq85?_J z$Y#^+mdt69^;%?_&*e=%Q|7eDdMz@|H`;=`C*m_@PK&J9BCGkL7QU#3FKXe78hrlN zW`oa^IW4kYi%j#yaIcgy^=oa#XiJ?|X|GkPc{g3W%39(yB)x{D;)xqPaf2sr@Wf4? UQIlxYWEwT8Mm3ku25|ZOKOJHJy8r+H literal 0 HcwPel00001 -- 2.11.4.GIT