target/arm: Correct minor errors in Cortex-A710 definition
commit3bcc53980b05dbcdc9bc70fc7ec3bc37320edcbd
authorPeter Maydell <peter.maydell@linaro.org>
Fri, 15 Sep 2023 18:54:52 +0000 (15 19:54 +0100)
committerPeter Maydell <peter.maydell@linaro.org>
Fri, 27 Oct 2023 10:41:13 +0000 (27 11:41 +0100)
treedff978379ce38fad5dc271c2e63391862f716649
parentc60be6e3e38cb36dc66129e757ec4b34152232be
target/arm: Correct minor errors in Cortex-A710 definition

Correct a couple of minor errors in the Cortex-A710 definition:
 * ID_AA64DFR0_EL1.DebugVer is 9 (indicating Armv8.4 debug architecture)
 * ID_AA64ISAR1_EL1.APA is 5 (indicating more PAuth support)
 * there is an IMPDEF CPUCFR_EL1, like that on the Neoverse-N1

Fixes: e3d45c0a89576 ("target/arm: Implement cortex-a710")
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Tested-by: Marcin Juszkiewicz <marcin.juszkiewicz@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Message-id: 20230915185453.1871167-2-peter.maydell@linaro.org
target/arm/tcg/cpu64.c