repo.or.cz
/
qemu
/
ar7.git
/
search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
log
|
graphiclog1
|
graphiclog2
|
commit
|
commitdiff
|
tree
|
refs
|
edit
|
fork
first
·
prev
·
next
hw/timer/sh_timer: Silence warnings about missing fallthrough statements
2020-10-22
Alist
a
ir Franci
s
hw/riscv: Load the kern
e
l after th
e
firm
w
a
r
e
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-10-22
Alis
t
air
F
r
a
ncis
h
w/r
i
scv: A
d
d a risc
v
_is_32_
b
it() function
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-10-22
Alis
t
air Francis
hw/
r
iscv: Retur
n
the en
d
address of the loaded firmware
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-10-22
Alistair Fra
n
cis
hw/riscv: sifive_u:
A
ll
o
w speci
f
y
ing the CPU
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-10-22
Alistair Francis
ris
c
v: Convert i
n
ter
r
u
pt logs to use
q
em
u
_lo
g
_mask()
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-09-25
Alistair
F
ran
c
is
core/reg
i
s
ter: Sp
e
cify instan
c
e
_size in the T
y
peInfo
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Al
i
stair Francis
targe
t
/riscv: Supp
o
r
t
the Virtual
Instr
u
ct
i
on fault
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
A
l
istair F
r
a
n
cis
target/ris
c
v: Return the exception from inva
l
i
d
CS
R
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Al
i
stair Francis
targ
e
t
/
riscv: Support th
e
v0
.
6 H
y
p
e
r
visor
e
xte
n
sion
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
A
listair Fr
a
n
c
is
target/
r
iscv:
O
nly
s
uppor
t
little endian gues
t
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Alistair Francis
t
arget/riscv: On
l
y s
u
p
p
ort a single
VSXL
l
ength
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Al
i
s
tair Francis
t
arget/
r
iscv: Update
t
he CSRs
to the v0
.
6
H
yp ex
t
en
s
ion
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Alis
t
air Francis
target/riscv: Update the Hype
r
visor trap re
t
urn/entry
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
A
l
i
s
tair F
r
anc
i
s
target/r
i
s
cv:
Fix the interrupt
c
aus
e
c
od
e
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Al
i
stair Fran
c
is
target/riscv: Convert
M
S
TA
T
US MTL to GVA
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
A
list
a
ir Franc
i
s
target
/
riscv: Don'
t
a
llow gues
t
to write to htinst
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
A
l
ist
a
ir Fran
c
is
target/riscv: Do
t
wo-stage lookups
o
n hlv/hlvx
/
hsv
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Alistair Francis
target/riscv: Allow ge
n
erating hl
v
/hlvx/hsv instructions
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-25
Alist
a
ir Fran
c
is
target/riscv: A
l
lo
w
settin
g
a two-stage loo
k
up in t
h
e
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-22
Al
i
stair F
r
ancis
hw
/
in
t
c:
i
bex_plic:
H
onour source pr
i
o
r
ities
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-22
Alistair Franc
i
s
hw/intc:
i
bex_plic: Don't
allow r
e
p
e
at i
n
terr
u
pts on
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-22
A
l
istair Francis
hw/intc: ibex_plic:
U
pda
t
e
the pendi
n
g irq
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-08-21
Alistai
r
Franc
i
s
hw/sd/pl181: Repl
a
ce
f
p
rintf(
s
tderr
,
"*\n"
)
with er
r
o
r
_repo
r
t()
Signed-off-by:
Alistair Francis
<alistair.francis@xilinx.com>
commit
|
commitdiff
|
tree
2020-07-14
Alistair Francis
h
w
/c
h
ar: Convert t
h
e Ibex
UART
to u
s
e t
h
e registerfields API
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-07-14
Alis
t
air Fran
c
i
s
h
w/char: Convert the
Ibe
x
UAR
T
to use the qdev
C
lock
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-07-02
Alistair Francis
hw/riscv: Allow 64 bit
a
ccess to
S
iFive CLI
N
T
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alistair Francis
target
/
riscv
:
Use a smaller guess
size fo
r
no-MMU PMP
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
A
lis
t
a
i
r Francis
riscv/opent
i
t
a
n: Con
n
ect the UART
device
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Al
i
s
tai
r
F
r
ancis
riscv/op
e
nti
t
an: Connec
t
the PLIC devi
c
e
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alis
t
air
Francis
hw
/
intc:
I
n
itial commi
t
of low
R
I
SC Ibex PLIC
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alistair F
r
a
n
cis
hw/
c
ha
r
: Initial c
o
mmi
t
of Ibex UART
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alis
t
a
ir Francis
riscv/
o
pentitan: F
i
x the ROM size
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alistair Francis
target
/
riscv:
I
mp
l
e
ment checks for hfence
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alistai
r
Francis
t
a
rget
/
ri
s
cv: Mo
v
e the hfence
i
nst
r
uctions to the rvh
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alistair Fr
a
nc
i
s
target/
r
iscv:
R
eport errors v
a
li
d
ating 2nd
-
stage PTE
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
Alistair F
r
ancis
t
a
r
get/riscv
:
Set acc
e
ss as dat
a
_load whe
n
va
l
ida
t
ing
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-19
A
listair
F
rancis
sifive_e
:
S
u
pport the r
e
vB
mac
h
ine
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
A
l
is
t
a
i
r Francis
riscv: Initial commit of
O
p
enTitan mac
h
ine
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Alistair Francis
target
/
r
i
scv: Add the lo
w
RISC
I
bex CP
U
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
A
l
istair Franc
i
s
t
arget/r
i
scv: D
o
n't set PMP feature in the c
p
u init
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
A
l
istair
F
r
a
nc
i
s
t
arge
t
/riscv: Di
s
a
bl
e
th
e
MMU cor
r
e
ctly
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Alistair Francis
target/riscv: Don't overwrite
the r
e
set
ve
c
tor
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Alis
t
a
i
r F
r
a
n
c
i
s
riscv/boot: Add a
missing heade
r
inc
l
ude
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Alistai
r
Francis
ri
s
cv
:
si
f
ive_e: M
a
nually defin
e
th
e
machine
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Alistair Franci
s
docs: deprecated: Upda
t
e
the -bios documentation
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Alistair
F
rancis
tar
g
e
t/r
i
s
c
v: Drop
support for ISA spe
c
vers
i
on 1
.
09
.
1
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
A
l
istair Francis
t
arget/riscv:
Remove the dep
r
ecated
C
PUs
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-06-03
Alistai
r
F
r
anc
i
s
hw/ri
s
cv: spik
e
: Remove deprecated I
S
A s
p
ecific machines
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-04-29
Alistair Francis
riscv: AND
stage-1 and stage-2
protec
t
ion
f
lags
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-04-29
Alistair Francis
r
i
scv: Don't use stage-2 PT
E
lookup prot
e
cti
o
n flags
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-04-29
Alistair Francis
ris
c
v/si
f
iv
e
_
u
: Add a se
r
ial property to the
s
ifive_u
S
oC
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-04-29
Alistair Francis
riscv
/
s
i
f
ive_u: Fix up file ordering
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-03-30
A
listair Fra
n
cis
lin
u
x-user: Support fut
e
x_time
6
4
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-03-20
Alistair Franci
s
lin
u
x-user/riscv: Update the sysca
l
l_
n
r's to the
5
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-03-20
Alistai
r
Fran
c
is
linux-user/syscal
l
: Add s
u
pport for clock
_
g
ettime6
4
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-03-20
Alis
t
air Francis
linux-user: Pr
o
tect more syscal
l
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-03-17
Alistai
r
Francis
ta
r
get/riscv: Correctly
im
p
lement TSR trap
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistai
r
Francis
target/
r
iscv:
A
llow enabling th
e
Hypervisor
exte
n
si
o
n
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair
Fr
a
n
c
is
t
a
rget/r
i
scv
:
Add the MS
T
A
TUS_M
P
V_ISSET
helper macro
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
A
listair Francis
ta
r
get/riscv: Add
s
upport f
o
r the 32-b
i
t MSTATUSH CSR
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistai
r
Francis
target/riscv: Set htval and mtval2 on execptions
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Franci
s
target/riscv:
Raise t
h
e new e
x
e
c
p
ti
o
n
s when
2nd s
t
ag
e
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alista
i
r
F
ranc
i
s
targe
t
/riscv: I
m
pleme
n
t s
e
cond stage MMU
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alis
t
air
F
rancis
target/r
i
scv:
Allow
spe
c
ifying MMU stage
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alis
t
a
i
r Francis
target/riscv: Respect MP
R
V a
n
d
SPRV for fl
o
ating poin
t
ops
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Al
i
stair Fr
a
nci
s
targe
t
/ri
s
cv: Mark both sstatus and mss
t
a
t
u
s_h
s
as
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Francis
t
a
rge
t
/
r
isc
v
: Disable guest
F
P
supp
o
rt based
on virtual
.
.
.
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
A
l
i
sta
i
r
Fra
n
cis
targ
e
t/r
i
scv: On
l
y set
T
B flags with FP status if
e
nable
d
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alist
a
ir Francis
target/ri
s
cv: Remove
t
he hret instruction
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Fran
c
is
target
/
riscv:
Add hfence instructi
o
ns
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Ali
s
tair Francis
targe
t
/ris
c
v: Add Hypervisor trap return support
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Francis
t
arget/ri
s
cv: Add hyp
v
ervisor trap sup
p
ort
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistai
r
F
rancis
t
a
rget/ri
s
cv: Ge
n
erate illeg
a
l inst
r
uction
o
n WF
I
when V=1
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
A
listair Franci
s
target/
r
ic
s
v
:
Flush the TLB
o
n virtul
i
sation mode
c
hange
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
A
listair Franci
s
target/riscv: Ad
d
support for
virtu
a
l
interrupt set
t
ing
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
A
li
s
tair Fran
c
is
target
/
ri
s
c
v
: Extend the SIP CSR to
support
v
i
rtulis
a
ti
o
n
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair F
r
ancis
target
/
riscv: Ex
t
e
n
d
the MIE CSR to support virtulisation
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
A
l
istair
F
rancis
targ
e
t/riscv: Set VS bits i
n
m
id
e
leg for Hyp exte
n
sion
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alis
t
air
F
rancis
target/r
i
scv: Add
vir
t
ual
r
e
g
ister swapping function
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Ali
s
t
air F
r
ancis
target/riscv: Add Hypervisor m
a
chi
n
e CSRs acces
s
es
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistai
r
Fra
n
cis
t
arge
t
/riscv: Add Hypervisor virtual
C
SRs accesse
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
A
listair Fran
c
is
targ
e
t/riscv: Add Hyperviso
r
CSR
access functions
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Al
i
stair Francis
target/ris
c
v
: Dump H
y
pervis
o
r registers if enabled
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alis
t
a
i
r Francis
tar
g
et/riscv:
P
rint priv and vir
t
i
n
disas log
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alist
a
ir Francis
t
a
rget/riscv:
F
i
x CSR
p
e
r
m checking
fo
r
H
S mode
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Fr
a
ncis
ta
r
get
/
ri
s
cv:
A
d
d the fo
r
c
e
HS exception mo
d
e
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Fra
n
cis
target/riscv: Add
the
v
irtuli
s
ation
m
ode
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Fr
a
n
c
is
t
a
rget/riscv: Rename
t
he H irqs
t
o V
S
irqs
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair Francis
targ
e
t/riscv:
Add support for the new
execptio
n
numbe
r
s
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alistair F
r
ancis
targe
t
/riscv: Add the Hypervis
o
r CSRs to CP
U
State
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alist
a
ir Fran
c
is
target/riscv: Add the Hy
p
e
r
vi
s
or
ext
e
n
s
i
on
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-02-27
Alis
t
a
ir
Francis
target/riscv: Convert MIP
C
SR to
ta
r
get_
u
long
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2020-01-17
Alistair Francis
hw/arm: Add t
h
e Netdu
i
no Pl
u
s 2
Signed-off-by:
Alistair Francis
<alistair@alistair23.me>
commit
|
commitdiff
|
tree
2020-01-17
Alist
a
ir
Francis
hw/
a
rm: Add th
e
STM32F4xx
SoC
Signed-off-by:
Alistair Francis
<alistair@alistair23.me>
commit
|
commitdiff
|
tree
2020-01-17
Alistair Fran
c
is
hw/misc: A
d
d the STM
3
2F4xx
E
XTI
device
Signed-off-by:
Alistair Francis
<alistair@alistair23.me>
commit
|
commitdiff
|
tree
2020-01-17
Alista
i
r
F
rancis
hw/m
i
sc: Add the
STM32F4xx Sysconfig devic
e
Signed-off-by:
Alistair Francis
<alistair@alistair23.me>
commit
|
commitdiff
|
tree
2019-11-14
A
l
i
stair Franci
s
riscv/virt: Inc
r
eas
e
f
lash s
i
ze
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2019-11-14
Alis
t
air Francis
o
p
e
n
sbi: Upg
r
ade from v
0
.
4 to v0
.
5
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2019-11-14
Alistai
r
Francis
target
/
riscv: Remove atomic acc
e
s
ses to MIP
CS
R
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
2019-10-28
Alista
i
r Fra
n
cis
riscv/boot: Fix po
s
sible
m
e
mo
r
y leak
Signed-off-by:
Alistair Francis
<alistair.francis@wdc.com>
commit
|
commitdiff
|
tree
next